## [CHAPTER-1]

## [DIODE \& CIRCUITS]

## CONSTRUCTION \& WORKING PRINCIPLE OF DIODE: -

* When a p-type semiconductor is suitably joined to n-type semiconductor, the contact surface is called PN Junction. Most semiconductor devices contain one or more PN junctions.
* Formation of PN junction.
$>$ In actual practice, the characteristic properties of PN junction will not be apparent if a p-type block is just brought in contact with n-type block. In fact, it is fabricated by special techniques.
$>$ There are a number of techniques for the fabrication of PN-Junction: -
* Grown Junction
* Alloy Junction
* Diffused Junction
* Epitaxial Growth
* Point contract Junction.
$>$ But the most common method of making PN junction is called Alloying.

[ Figures of different stages of formation of PN junction by Alloying method ]
$>$ In this method, a small block of indium (trivalent impurity) is placed on an n-type germanium slab as shown in Fig (i). The system is then heated to a temperature of about $500^{\circ} \mathrm{C}$.
$>$ The indium and some of the germanium melt to form a small puddle of molten germanium-indium mixture as shown in Fig (ii).
$>$ The temperature is then lowered and puddle begins to solidify. Under proper conditions, the atoms of indium impurity will be suitably adjusted in the germanium slab to form a single crystal. Addition of indium overcomes the excess of electrons in the n-type germanium to such an extent that it creates a ptype region. As the process goes on, the remaining molten mixture becomes increasingly rich in indium.
$>$ When all germanium has been redeposited, the remaining material appears as indium button which is frozen on to the outer surface of the crystallized portion as shown in Fig. (iii).


## Properties of PN Junction.

$>$ To explain PN junction, consider two types of materials: - 1) P-Type \& 2) N-Type.
$>$ P-type semiconductor having -ive acceptor ions and +ive charged holes. N-type semiconductor having +ive donor ions \& -ive free electrons.
$>$ P-type has high concentration of holes and N -type has high concentration of electrons.
$>$ So there is a tendency for the free electron to diffuse over p -side and holes to n -side. This process is called Diffusion.
$>$ When a free electron move across the junction from n-type to p type, positive donor ions are removed by the force of electrons. Hence positive charge is built on the $n$-side of the junction.
$>$ Similarly negative charge establish on $p$-side of the junction.
$>$ When sufficient no of donor and accepter ions gathered at the
 junction, further diffusion prevented. Because +ive charge on $n$-side repel holes to cross from p-side to n -side, similarly -ive charge on p -side repel free electrons to cross from n-type to p -type.
$>$ Thus a barrier is set up against further movement of charge carriers is hole or electrons. This barrier is called as Potential Barrier/ Junction Barrier $\left(\mathbf{V}_{\mathbf{0}}\right)$ and is of the order 0.1 to 0.3 volt. This prevents the respective majority carriers for crossing the barrier region. This region is known as Depletion Layer
$>$ The term depletion is due to the fact that near the junction, the region is depleted (i.e. emptied) of charge carries (free electrons and holes) due to diffusion across the junction.
$>$ It may be noted that depletion layer is formed very quickly and is very thin compared to the n-region and the p-region.

$>$ Once pn junction is formed and depletion layer created, the diffusion of free electrons stops. In other words, the depletion region acts as a barrier to the further movement of free electrons across the junction. The positive and negative charges set up an electric field as shown in the fig above.
$>$ The electric field is a barrier to the free electrons in the n-region. There exists a potential difference across the depletion layer and is called Barrier Potential $\left(\mathrm{V}_{0}\right)$.
$>$ The barrier potential of a pn junction depends upon several factors including the type of semiconductor material, the amount of doping and temperature.
$>$ The typical barrier potential is approximately: - For Silicon, $\mathrm{V}_{0}=0.7 \mathrm{~V}$; For Germanium, $\mathrm{V}_{0}=0.3 \mathrm{~V}$

## * Junction Capacitance:-

$\rightarrow$ When a PN junction is formed, a layer of positive and negative impurity ions is formed on either side of the pn junction. This depletion layer acts as dielectric (non-conductive) medium between P-region and N -region. Therefore, these regions act as two plates of a capacitor separated by dielectric medium.
$>$ The capacitance formed in this junction is called as Depletion Layer Capacitance or Space Charge Capacitance or Transition Region Capacitance or simple Junction Capacitance.

## Applying D.C. Voltage Across PN Junction or Biasing a PN Junction

$>$ In electronics, the term bias refers to the use of D.C. voltage to establish certain operating conditions for an electronic device. In relation to a PN junction, there are following two bias conditions :

## 1. Forward Biasing <br> 2. Reverse Biasing

* Forward Biasing. When external D.C. voltage applied to the junction is in such a direction that it cancels the potential barrier, thus permitting current flow, it is called Forward Biasing.
$>$ To apply forward bias, connect positive terminal of the battery to p-type and negative terminal to n-type as shown in Fig.
$>$ The applied forward potential establishes an electric field which acts against the field due to potential barrier.
$>$ Therefore, the resultant field is weakened and the barrier height is reduced at the junction.
$>$ As potential barrier voltage is very small ( 0.1 to 0.3 V ), therefore, a small forward voltage is sufficient to completely eliminate the barrier.
$>$ Once the potential barrier is eliminated by the forward voltage, junction resistance becomes almost zero and a low resistance path is established for the entire circuit.
$>$ Thus, current flows in the circuit. This is called Forward Current.
$>$ With forward bias to PN junction, the important points are: -
(i) The potential barrier is reduced and at some forward voltage i. e. ( 0.1 to 0.3 V ), it is eliminated altogether.


NO EXTERNAL
,, FF FIELD
EXTERNAL
FIELD
(ii) The junction offers low resistance (forward resistance, $\mathrm{R}_{\mathrm{f}}$ ) to current flow.
(iii) Current flows in the circuit due to the establishment of low resistance path.
(iv) The magnitude of current depends upon the applied forward voltage.

* Reverse Biasing. When the external D.C. voltage applied to the junction is in such a direction that potential barrier is increased, it is called Reverse Biasing.
$>$ For reverse bias, connect -ve terminal of battery to p-type and +ve terminal to n-type as shown in Fig.
$>$ It is clear that applied reverse voltage establishes an electric field which acts in the same direction as the field due to potential barrier.
$>$ Therefore, the resultant field at the junction is strengthened and the barrier height is increased as shown in Fig.
$>$ The increased potential barrier prevents the flow of charge carriers across the junction. Thus, a high resistance path is established for the entire circuit and hence the current does not flow.
* With reverse bias to PN junction, The important points are:
(i) The potential barrier is increased.
(ii) The junction offers very high resistance $R_{r}$ ) to current flow.
(iii) No current flows in the circuit due to high resistance path.
$>$ Conclusion: - From the above discussion, it follows that with reverse bias to the junction, a high resistance path is established and hence no current flow occurs.

- Whereas with forward bias to junction low resistance path is set up \& hence current flows in the circuit.
* Current Flow in a Forward Biased PN Junction:-
$>$ It concluded that in n-type region, current carried by free electrons whereas in p-type region, it is carried by holes. However, in external connecting wires, current is carried only by free electrons.


## Volt-Ampere Characteristics of PN Junction:-

$>$ Volt-ampere or V-I characteristic of a pn junction (also called a crystal or semiconductor diode) is the curve between voltage across the junction and the circuit current.
> Usually, voltage is taken along x -axis and current along y -axis. Fig. shows the circuit arrangement for determining the V-I characteristics of a pn junction.
$>$ The characteristics can be studied under three heads, namely: -
(1) Zero external voltage,
(2) Forward Bias
(3) Reverse Bias.


* (i) Zero external voltage: - When the external voltage is zero, i.e. circuit is open at K ; the potential barrier at the junction does not permit current flow. Therefore, the circuit current is zero as indicated by point O in Fig.
(ii) Forward Bias: - With forward bias to the pn junction i.e. p-type connected to positive terminal and n-type connected to negative terminal, the potential barrier is reduced. At some forward voltage ( 0.7 V for Si and 0.3 V for Ge ), the potential barrier is altogether eliminated and current starts flowing in the circuit. From now onwards, the current increases with the increase in forward voltage.
$>$ Thus, a rising curve OB is obtained with forward bias as in Fig. From the forward characteristic, it is seen that at first (region OA), the current increases very slowly and the curve is non-linear. Because the external applied voltage is
 used up in overcoming the potential barrier.
$>$ Once external voltage exceeds potential barrier voltage, the pn junction behaves like ordinary conductor.
$>$ Therefore, the current rises very sharply with increase in external voltage (region AB on the curve). The curve is almost linear.
* (iii) Reverse Bias: - With reverse bias to the pn junction i.e. p-type connected to negative terminal and n-type connected to positive terminal, potential barrier at the junction is increased. Therefore, the junction resistance becomes very high and practically no current flows through the circuit.
$>$ However, in practice, a very small current (of the order of $\mu \mathrm{A}$ ) flows in the circuit with reverse bias as shown in the reverse characteristic.
$>$ This is called Reverse Saturation Current (Is) and is due to the minority carriers.
$>$ It may be recalled that there are a few free electrons in p-type material and a few holes in n-type material.
$>$ These undesirable free electrons in p-type and holes in n-type are called minority carriers. As shown in side Fig. to these minority carriers, the applied reverse bias appears as forward bias.
$>$ Therefore, a small current flows in the reverse
 direction. If reverse voltage is increased continuously, the kinetic energy of electrons (minority carriers) may become high enough to knock out electrons from the semiconductor atoms.
$>$ At this stage breakdown of the junction occurs, characterized by a sudden rise of reverse current and a sudden fall of the resistance of barrier region. This may destroy the junction permanently.
$>$ Note: -The forward current through a pn junction is due to the majority carriers produced by the impurity. However, reverse current is due to the minority carriers produced due to breaking of some covalent bonds at room temperature.


## * Important Terms: -

(i) Breakdown Voltage: - It is the minimum reverse voltage at which pn junction breaks down with sudden rise in reverse current.
(ii) Knee Voltage: - The forward voltage at which the current through the junction starts to increase rapidly.
(iii) Peak inverse voltage (PIV):- It is the maximum reverse voltage that can be applied to the pn junction without damage to the junction. If the reverse voltage across the junction exceeds its PIV, the junction may be destroyed due to excessive heat. The peak inverse voltage is of particular importance in rectifier service.
(iv) Maximum forward current: - It is the highest instantaneous forward current that a pn junction can conduct without damage to the junction. Manufacturer's data sheet usually specifies this rating. If the forward current in a pn junction is more than this rating, the junction will be destroyed due to overheating.
(v) Maximum power rating: - It is the maximum power that can be dissipated at the junction without damaging it. The power dissipated at the junction is equal to the product of junction current and the voltage across the junction



## Other Type of DIODES: -

| 1. | Zener Diode | 2. | Light Emitting Diode | 3. | Tunnel Diode | 4. | PIN Diodes |
| :--- | :---: | :--- | :---: | :--- | :---: | :--- | :---: |
| 5. | Photo-Diode | 6. | Varactor Diodes | 7. | Laser Diodes | 8. | Gunn Diodes |
| 9. | Peltier diodes | 10. | Step Recovery Diodes | 11. | Schottky Diode | 12. | Super Barrier Diodes |
| 13. | Optoisolator | 14. | Point-contact diodes | 15. | Avalanche diodes | 16. | Constant current diodes |

DIODE CURRENT EQUATION: -
$>$ The Mathematical equation, which describes the forward and reverse characteristics of a semiconductor diode is called the diode current equation.
> Let $\mathrm{I}=$ Forward or Reverse Diode Current,
$\mathrm{I}_{0}=$ Reverse Saturation Current
$\mathrm{V}=$ External Voltage. (It is +Ve for Forward Bias, -Ve or Reverse Bias)
$\eta=$ A constant, whose value is equal to 1 for Ge diode and 2 for Si diode for relatively low value of diode current (i.e. at or below the knee of the curve) and $\dot{\eta}=1$ for Ge \& Si diode for higher levels of diode current. (i. e. in the rapidly increasing section of the curve)
$\mathrm{V}_{\mathrm{T}}=$ Volt-equivalent of temperature. Its value is given by the relation $\mathrm{T} / 11,600$, where T is the absolute temperature. At room temperature (i.e. 300 K ), $\mathrm{V}_{\mathrm{T}}=26 \mathrm{vmV}$.
$>$ The current equation for a forward biased diode is given by the relation,

$$
\mathrm{I}=\mathrm{I}_{0}\left(\mathrm{e}^{\left.\mathrm{V} / \mathrm{\eta} \cdot \mathrm{~V}_{\mathrm{T}}-1\right)}\right.
$$

We know that at room temperature, $\mathrm{V}_{\mathrm{T}}=26 \mathrm{mV}=0.026 \mathrm{~V}$. Substituting the value of $\mathrm{V}_{\mathrm{T}}$ in the above equation it becomes,

$$
\mathrm{I}=\mathrm{I}_{0}\left(\mathrm{e}^{40 \mathrm{~V} / 7}-1\right)
$$

$>$ Thus diode current at or below the knee of the curve for Germanium and Silicon is given by

$$
\begin{array}{|llll|}
\hline \mathrm{I}_{\mathrm{Ge}}=\mathrm{I}_{0}\left(\mathrm{e}^{40 \mathrm{~V}}-1\right) \quad[\text { As } \boldsymbol{\eta}=\mathbf{1} \text { for } \mathbf{G e}] & \mathrm{I}_{\mathrm{Si}}=\mathrm{I}_{0}\left(\mathrm{e}^{20 \mathrm{~V}}-1\right) \quad[\text { As } \boldsymbol{\eta}=\mathbf{1} \text { for } \mathbf{S i}] \\
\hline
\end{array}
$$

$>$ If the value of applied voltage is greater than unity (i.e. for the diode current in the rapid by increasing section of the curve) then the equation of diode current for Germanium or Silicon is given by

$$
\mathrm{I}=\mathrm{I}_{0}\left(\mathrm{e}^{40 \mathrm{~V}}-1\right) \quad[\text { As } \boldsymbol{\eta}=\mathbf{1} \text { for Higher Value of Voltage }]
$$

$>$ The current equation for a reverse biased diode may be obtained by changing the sign of the applied voltage (V), i.e.

$$
\mathrm{I}=\mathrm{I}_{0}\left(\mathrm{e}^{\left.-\mathrm{V} / \eta \cdot \mathrm{V}_{\mathrm{T}}-1\right)}\right.
$$

$>$ If the Value of $\mathrm{V} \gg \mathrm{V}_{\mathrm{T}}$, then the term $-\mathrm{V} / \eta . \mathrm{V}_{\mathrm{T}} \ll 1$. Therefore $\mathrm{I}=\mathrm{I}_{0}$.
$>$ Thus the diode current under reverse bias is equal to the reverse saturation current as long as the external voltage is below its break down value.

## DIODE SPECIFICATION SHEET: -

$>$ All manufactures of the semiconductor device provide data on specific diodes for the users to make proper utilization of the devices. This data could be a brief description limited to a one page or more than that. It includes the information arranged in table, graphs etc. The data is usually for :-

* Forward voltage, $\mathrm{V}_{\mathrm{F}}$ (At a specific Current \& Temperature )
* Maximum forward current, $\mathrm{I}_{\mathrm{F}}$ (At a specific Temperature)
* Reverse saturation current $\mathrm{I}_{\mathrm{R}}$ or $\mathrm{I}_{\mathrm{O}}$ (At a specific Voltage \& Temperature )
* Reverse Voltage Rating [PIV, PRV, VRRM or V(BR)], Where, BR=Breakdown at a specific current \& temperature.
* Maximum power dissipation level at a particular temperature.
* Capacitance Value.
* Reverse recovery time, $\mathrm{trr}_{\text {r }}$.
* Operating temperature range.
$>$ Beside this, depending on the type of diode being considered, more data may also be provided such as frequency range, noise level, switching time, thermal resistance level and peak repetitive values.
$>$ For the application in mind, the significance of the data will usually be self apparent.
$>$ If the maximum power or dissipation rating is also provided, it is understood to be equal to the produce

$$
\mathrm{P}_{\mathrm{Dmax}}=\mathrm{V}_{\mathrm{D}} \mathrm{I}_{\mathrm{D}}
$$

Where $\mathrm{I}_{\mathrm{D}}$ and $\mathrm{V}_{\mathrm{D}}$ are the diode current and voltage at a particular point of operation.

## DIODE APPLICATIONS:

$>$ A PN junction diode has an important characteristic that it conducts well in forward direction and poorly in reverse direction. This characteristic makes a diode very useful in a number of applications given below:

1. As Rectifiers or Power Diodes in D.C. power supply.
2. As Signal Diodes in communication circuits.
3. As Zener Diodes in voltage stabilizing circuits.
4. As Varactor Diodes in radio and TV receivers.
5. As a Switch in logic circuits used in computers

## EFFECT OF TEMPERATURE OF DEPENDENCE OF JUNCTION DIODE:

$>$ We have already discussed in the last article that the diode current is a function of temperature and the temperature appears in the denominator of the exponent term of the diode current equation
(i.e., $\mathrm{V} / \eta$. $\mathrm{V}_{\mathrm{T}}$ is equal to $\mathrm{T} / 11600$ ).
$>$ It is thus obvious that with the increase in temperature, the exponent will reduce and hence the diode current should also decrease.
$>$ However, it has been found that the variation of saturation current $\left(\mathrm{I}_{0}\right)$ is much greater than the exponential term.
$>$ The above fact may be expressed in the form of a mathematical relation as given below:
Let, $\mathrm{I}_{01}=$ Saturation current at temp $\left(\mathrm{T}_{1}\right)$ for Ge or Si diode,
\& $\mathrm{I}_{02}=$ Saturation current at some other temperature $\left(\mathrm{T}_{2}\right)$ Then

$$
\mathrm{I}_{02}=\mathrm{I}_{01} \cdot 2^{(\mathrm{T} 2-\mathrm{T} 1)} / 10
$$


$>$ As discussed in last chapter the reverse saturation current $\left(\mathrm{I}_{0}\right)$ will be just about double in magnitude for every $10^{\circ} \mathrm{C}$ increase in temperature.
$>$ For example, a germanium diode with an $\mathrm{I}_{0}$ in the order of 1 or $2 \mu \mathrm{~A}$ at $25^{\circ} \mathrm{C}$ has a leakage current of $100 \mu \mathrm{~A}(=0.1 \mathrm{~mA})$ at a temperature of $100^{\circ} \mathrm{C}$.
$>$ Current levels of this magnitude in the reverse bias region would certainly question our desired opencircuit condition in the reverse bias region.
$>$ However, typical values of $\mathrm{I}_{0}$ for silicon diode are much lower than that of germanium for similar power and current levels.
$>$ The increasing level of $\mathrm{I}_{0}$ with temperature account for the lower threshold voltage as shown in Fig.
$>$ Due to this reason forward characteristic at $75^{\circ} \mathrm{C}$ is shown to the left to that of the characteristic at $25^{\circ} \mathrm{C}$.
$\rightarrow$ As the temperature increases, the forward characteristic shifts more and more to the left of the characteristic at $25^{\circ} \mathrm{C}$ (i.e. become more and more "ideal").
$>$ However, temperature beyond the normal operating range can have a very detrimental effect on the diode's maximum power and current levels.
$>$ We see in Fig., that in the reverse bias region, the breakdown voltage is increasing with the increase in temperature.

- ZENER BREAK DOWN
* It has already been discussed that when the reverse bias on a crystal diode is increased, a critical voltage, called Breakdown Voltage is reached where the reverse current increases sharply to a high value.
* The breakdown region is the knee of the reverse characteristic as shown in Fig. The satisfactory explanation of this breakdown of the junction was first given by the American scientist C. Zener.
* The breakdown voltage is also called Zener Voltage or Zener Break Down \& the sudden increase in current is known as Zener Current.
* The breakdown or Zener voltage depends upon the amount of doping.

* If the diode is heavily doped, depletion layer will be thin and consequently the breakdown of junction will occur at lower reverse voltage where as lightly doped diode has a higher breakdown voltage.
* AVALANCHE BREAKDOWN: -
* In this case the increased reverse voltage increases the amount of energy imparted to minority carriers.
* As the reverse voltage is increased further the minority carriers acquires a large amount of energy.
* When these carriers collide with Si or Ge atoms, within the crystal structure, they impart sufficient energy to break a covalent bond and generate additional carriers (electron-hole pair).
* These additional carriers pick up energy from the applied voltage and generates still more carriers. As a result of this, the reverse current increases rapidly.
* This cumulative process of carrier generation (multiplication) is known as Avalanche Break down or Avalanche Multiplication


## * VARACTOR DIODE

$>$ A junction diode which acts as a variable capacitor under changing reverse bias known as a varactor diode. It is also known as Varicap or Voltcap.
$>$ When a pn junction is formed, depletion layer is created in the junction area.
$>$ Since there are no charge carriers within the depletion zone, the zone acts as an insulator.
> The p-type material with holes (+ive charge) as majority carriers and n-type material with electrons (-ive charge) as majority carriers act as charged plates.
> Thus the diode may be considered as a capacitor with n-region and p-region forming oppositely charged plates and with depletion zone between them acting as a dielectric.
$>$ A varactor diode is specially constructed to have high capacitance under reverse bias.
> The values of capacitance of varactor diodes are in the pico farad $\left(10^{-12} \mathrm{~F}\right)$ range.
> In normal operation, a varactor diode is always reverse biased.
$>$ The capacitance of varactor diode is found as:


$$
\mathbf{C}_{\mathbf{T}}=\boldsymbol{\varepsilon} \mathbf{A} / \mathbf{W}_{\mathrm{d}}
$$

Where,
$\mathrm{C}_{\mathrm{T}}=$ Total capacitance of the junction,
A $=$ Cross-sectional area of the junction,
$\varepsilon=$ Permittivity of the semiconductor material,
$\mathrm{Wd}=$ Width of the depletion layer.
> When reverse voltage across a varactor diode is increased, the width Wd of the depletion layer increases. Therefore, the total junction capacitance $\mathrm{C}_{\mathrm{T}}$ of the junction decreases.
$>$ On the other hand, if the reverse voltage across the diode is lowered, the width Wd of the depletion layer decreases. Consequently, the total junction capacitance $\mathrm{C}_{\mathrm{T}}$ increases.

> It is used as Voltage Variable Capacitor, Voltage-Controlled Tuning

-80-------
 RECTIFIERS DD--- $\qquad$ ॐ---------®----

## * INTRODUCTION: -

For reasons associated with economics of generation and transmission, the electric power available is usually an A.C. Supply. The supply voltage varies sinusoidal and has a frequency of 50 Hz . It is used for lighting, heating and electric motors.
But there are many applications (e.g. electronic circuits) where D.C. supply is needed. When such a D.C. Supply is required, the mains A.C. Supply is rectified by using Crystal Diodes.
The following two rectifier circuits can be used: -

- (i) Half-wave rectifier
(ii) Full-wave rectifier


## HALF-WAVE RECTIFIER:-

In half-wave rectification, the rectifier conducts current only during the positive half-cycles of input A.C. Supply.
The negative half-cycles of A.C. Supply is suppressed i.e. during negative half-cycles, no current is conducted and hence no voltage appears across the load.
Therefore, current always flows in one direction through the load though after every half-cycle

(Input Wave form)

(Half wave Rectifier Circuit)

(Output voltage wave) (Output Current)

4 Circuit Details: -
The above Fig shows the circuit where a single crystal diode acts as a half-wave rectifier.
The A.C. Supply to be rectified is applied in series with the diode and load resistance $\mathrm{R}_{\mathrm{L}}$. Generally, A.C. Supply is given through a transformer.

The use of transformer permits two advantages.
$\checkmark$ Firstly, it allows us to step up or step down the A.C. input voltage as the situation demands.
$\checkmark$ Secondly, the transformer isolates the rectifier circuit from power line and thus reduces the risk of electric shock.

## * OPERATION:-

2. The A.C. voltage across the secondary winding AB changes polarities after every half-cycle.

During the positive half-cycle of input A.C. voltage, end A becomes positive w.r.t. end B. This makes the diode forward biased and hence it conducts current.
During the negative half-cycle, end A is negative w.r.t. end B . Under this condition, the diode is reverse biased and it conducts no current.
Therefore, current flows through the diode during positive half-cycles of input A.C. voltage only; it is blocked during the negative half-cycles. In this way, current flows through load $\mathrm{R}_{\mathrm{L}}$ always in the same direction. Hence D.C. output is obtained across $\mathrm{R}_{\mathrm{L}}$.
It may be noted that output across the load is pulsating D.C. These pulsations in the output are further smoothened with the help of filter circuits discussed later.
$\$$ Disadvantages :-
(i) The pulsating current in the load contains alternating component whose basic frequency is equal to the supply frequency. Therefore, an elaborate filtering is required to produce steady direct current.
(ii) The A.C. supply delivers power only half the time. Therefore, the output is low.

## * FULL-WAVE RECTIFIER: -

. In full-wave rectification, current flows through the load in the same direction for both half-cycles of input A.C. voltage. This can be achieved with two diodes working alternately.
For the positive half- cycle of input voltage, one diode supplies current to the load and for the negative half-cycle, the other diode does so ; current being always in the same direction through the load.
Therefore, a full-wave rectifier utilizes both half-cycles of input A.C. voltage to produce the D.C. output.
2. The following two circuits are commonly used for full-wave rectification: -

- (i) Centre-tap full-wave rectifier
(ii) Full-wave bridge rectifier
* CENTRE-TAP FULL-WAVE RECTIFIER:-
+ Circuit Details: -
The circuit employs two diodes $\mathrm{D}_{1}$ and $\mathrm{D}_{2}$ as shown in Fig below. A centre tapped secondary winding AB is used with two diodes connected so that each uses one half-cycle of input A.C. voltage.
In other words, diode $\mathrm{D}_{1}$ utilizes the A.C. voltage appearing across the upper half (OA) of secondary winding for rectification while diode $\mathrm{D}_{2}$ uses the lower half winding OB .
* Circuit Operation: -

During the positive half-cycle of secondary voltage, the end A of the secondary winding becomes positive and end $B$ negative. This makes the diode $D_{1}$ forward biased and diode $D_{2}$ reverse biased.
Therefore, diode $\mathrm{D}_{1}$ conducts while diode $\mathrm{D}_{2}$ does not. The conventional current flow is through diode $\mathrm{D}_{1}$, load resistor $\mathrm{R}_{\mathrm{L}}$ and the upper half of secondary winding as shown by the dotted arrows.
During the negative half-cycle, end A of the secondary winding becomes negative and end B positive.

Therefore, diode $\mathrm{D}_{2}$ conducts while diode $\mathrm{D}_{1}$ does not. The conventional current flow is through diode $\mathrm{D}_{2}$, load $\mathrm{R}_{\mathrm{L}} \&$ lower half winding shown by solid arrows.
2 It may be seen that current in the load $R_{L}$ is in the same direction for both half-cycles of input A.C. voltage. Therefore, D.C. is obtained across the load $R_{L}$.


* Advantages:-
(i) The D.C. output voltage and load current values are twice than that of a half wave rectifier.
(ii) The ripple factor is much less ( 0.482 ) than that of half rectifier (1.21).
(iii) The efficiency is twice $(81.2 \%)$ than that of half wave rectifier ( $40.6 \%$ ).
* Disadvantages:-
(i) It is difficult to locate the centre tap on the secondary winding.
(ii) The D.C. output is small as each diode utilizes only one-half of the transformer secondary voltage.
(iii) The diodes used must have high peak inverse voltage.


## * FULL-WAVE BRIDGE RECTIFIER: -

## + Circuit Details: -

The need for a centre tapped power transformer is eliminated in the bridge rectifier.
It contains four diodes $\mathrm{D}_{1}, \mathrm{D}_{2}, \mathrm{D}_{3}$ and $\mathrm{D}_{4}$ connected to form bridge as shown in Fig below.
The A.C. supply to be rectified is applied to the diagonally opposite ends of the bridge through the transformer.
(2etween other two ends of the bridge, the load resistance $\mathrm{R}_{\mathrm{L}}$ is connected.


4 CIRCUIT OPERATION :-
During the positive half-cycle of secondary voltage, the end P of the secondary winding becomes positive and end Q negative.
This makes diodes $\mathrm{D}_{1}$ and $\mathrm{D}_{3}$ forward biased while diodes D 2 and D 4 are reverse biased.
Therefore, only diodes $D_{1}$ and $D_{3}$ conduct. These two diodes will be in series through the load $R_{L}$ as shown in Fig. below. The conventional current flow is shown by dotted arrows. It may be seen that current flows from A to B through the load $\mathrm{R}_{\mathrm{L}}$.
During the negative half-cycle of secondary voltage, end P becomes negative and end Q positive. This makes diodes $D_{2}$ and $D_{4}$ forward biased whereas diodes $D_{1}$ and $D_{3}$ are reverse biased.
Therefore, only diodes $D_{2}$ and $D_{4}$ conduct. These two diodes will be in series through the load $R_{L}$ as shown in Fig. below. The current flow is shown by the solid arrows.
It may be seen that again current flows from A to B through the load i.e. in the same direction as for the positive half-cycle. Hence, D.C. output is obtained across load $R_{L}$.

(Full-Wave Bridge Rectifier Circuit in +ve Half Cycle) (Full-Wave Bridge Rectifier Circuit -ve Half Cycle)

## > Advantages:-

(i) The need for centre-tapped transformer is eliminated.
(ii) The output is twice that of the centre-tap circuit for the same secondary voltage.
(iii) The PIV is one-half that of the centre-tap circuit (for same D.C. output).
$>$ Disadvantages:-
(i) It requires four diodes. (ii) Internal resistances high.

## Mathematical Derivation for Rectification Efficiency for HALF WAVE rectifier : -

The ratio of d.c. power output to the applied input a.c. power is known as rectifier efficiency i.e.,

$$
\text { Rectifier efficiency, } \eta=\frac{\text { d.c. power output }}{\text { Input a.c. power }}
$$

Consider a half-wave rectifier shown in Fig.
Let $\mathrm{v}=\mathrm{V}_{\mathrm{m}} \sin \theta$ be the alternating voltage that appears across the secondary winding. Let $r_{f}$ and $R_{L}$ be the diode resistance and load resistance respectively.
The diode conducts during positive half-cycles of a.c. supply while no current conduction takes place during negative half-cycles.

* OUTPUT D.C. POWER :-

The output current is pulsating direct current. Therefore, in order to find D.C. power, average current has to be found out.

$$
\begin{aligned}
& \text { Average Value }=\frac{\text { Ares Under The Curve Over acycle }}{\text { Base }}=\int_{0}^{\pi} \frac{\mathrm{i} d \theta}{2 \pi} \\
& \qquad \mathrm{I}_{\mathrm{av}}=\mathrm{I}_{\mathrm{dc}}=\frac{1}{2 \pi} \int_{0}^{\pi} i \mathrm{~d} \theta=\frac{1}{2 \pi} \int_{0}^{\pi} \frac{V_{\mathrm{m}} \sin \theta}{\mathrm{rf}+\mathrm{R}_{\mathrm{L}}} \mathrm{~d} \theta=\frac{V m}{2 \pi\left(\mathrm{rf}+\mathrm{R}_{\mathrm{L}}\right)} \int_{0}^{\pi} \sin \theta \mathrm{d} \theta=\frac{V_{\mathrm{m}} \sin \theta}{\mathrm{rf}+\mathrm{R}_{\mathrm{L}}}[-\cos \theta]_{0}^{\pi} \\
& =\frac{V_{m}}{2 \pi\left(\mathrm{rf}+\mathrm{R}_{\mathrm{L}}\right)} \times[(-\cos \pi)-(-\cos 0)]=\frac{V m}{2 \pi\left(\mathrm{rf}+\mathrm{R}_{\mathrm{L}}\right)} \times 2=\frac{V m}{\left(\mathrm{rf}+\mathrm{R}_{\mathrm{L}}\right)} \times \frac{1}{\pi}=\frac{I_{m}}{\pi} \quad\left[\because I_{m}=\frac{V_{m}}{\left(\mathrm{rf}+R_{\mathrm{L}}\right)}\right] \\
& \therefore \text { D.C. Power, } \mathbf{P}_{\mathrm{dc}}=I_{d c}^{2} \times R_{L}=\left(\frac{I_{\mathrm{m}}^{2}}{\pi}\right) \times R_{L}
\end{aligned}
$$

## * INPUT A.C. POWER: -

2. The A.C. power input is given by: $\mathrm{P}_{\mathrm{ac}}=I_{r m s}^{2}\left(\mathrm{rf}+\mathrm{R}_{\mathrm{L}}\right)$ For a half-wave rectified wave, $\mathbf{I}_{\mathrm{rms}}=\mathbf{I}_{\mathbf{m}} / \mathbf{2}$

$$
\begin{aligned}
& \therefore \quad \mathbf{P}_{\mathrm{ac}}=\left(\frac{I_{m}}{2}\right)^{2} \times\left(\mathbf{r f}+\mathrm{R}_{\mathrm{L}}\right) \\
\therefore \quad & \text { Rectifier efficiency }=\frac{\text { d.c.output power }}{\text { a cinput power }}=\left(\frac{\left(I_{m / \pi}\right)^{2} \times R_{L}}{\left(I_{m / 2}\right)^{2}\left(r f+R_{\mathrm{L}}\right)}\right)=\frac{0.406 \mathrm{R}_{\mathrm{L}}}{\mathrm{rf}+\mathrm{R}_{\mathrm{L}}}=\frac{0.406 \mathrm{R}_{\mathrm{L}}}{1+\frac{\mathrm{r}}{\mathrm{R}_{\mathrm{L}}}}
\end{aligned}
$$

The efficiency will be maximum if $r_{f}$ is negligible as compared to $R_{L}$.

## $\therefore \quad$ Max. Rectifier Efficiency for HALF WAVE Rectifier $=\mathbf{4 0 . 6 \%}$

It shows that in half-wave rectification, a maximum of $40.6 \%$ of a. c. power is converted into d. c. power.
NOTE: $-\mathrm{I}_{\mathrm{rms}}=\left[\frac{1}{2 \pi} \int_{0}^{2 \pi} i^{2} \mathrm{~d} \theta\right]^{1 / 2}=\left[\frac{1}{2 \pi} \int_{0}^{\pi} I_{m}^{2} \sin ^{2} \theta \mathrm{~d} \theta+\frac{1}{2 \pi} \int_{\pi}^{2 \pi} 0 \mathrm{~d} \theta\right]^{1 / 2}=\left[\frac{z_{m}^{2}}{2 \pi} \int_{0}^{\pi} \frac{1-\cos 2 \theta}{2} \mathrm{~d} \theta\right]^{1 / 2}$

$$
=\left[\frac{l_{m}^{2}}{4 \pi}\left[\theta-\frac{\sin 2 \theta}{2}\right]_{0}^{\pi}\right]^{1 / 2}=\left[\frac{l^{2}}{4 \pi}\left[\pi-0-\frac{\sin 2 \pi}{2}+\sin 0\right]\right]^{1 / 2}=\left[\frac{l_{m}^{2}}{4 \pi} \times \pi\right]^{1 / 2}=\left[\frac{l_{m}^{l^{2}}}{4}\right]^{1 / 2}=\frac{I_{m}}{2} \rightarrow \mathbf{I}_{\mathrm{rms}}=\frac{\mathrm{I}_{\mathrm{m}}}{2}
$$

Similarlly, $\mathbf{V}_{\mathbf{r m s}}=\mathbf{V}_{\mathbf{m}} / \mathbf{2}$ for Half Wave and For Full Wave Rectifier $\mathbf{I}_{\mathbf{r m s}}=\mathbf{I}_{\mathbf{m}} / \sqrt{2}$ and $\quad \mathbf{V}_{\mathbf{r m s}}=\mathbf{V}_{\mathbf{m}} / \sqrt{2}$

## Mathematical Derivation for Rectification Efficiency for FULL WAVE Rectifier : -

Fig. shows the process of full-wave rectification.
Let $\mathrm{v}=\mathrm{V}_{\mathrm{m}} \sin \theta$ be the a.c. voltage to be rectified. Let rf and $\mathrm{R}_{\mathrm{L}}$ be the diode resistance and load resistance respectively.
Obviously, the rectifier will conduct current through the load in the same direction for both half-cycles of input a.c. voltage. The instantaneous current $i$ is given by :

$$
i=\frac{v}{\left(r f+R_{L}\right)}=\frac{v_{m} \sin \theta}{\left(r f+R_{L}\right)}
$$

## D.C. OUTPUT POWER.



The output current is pulsating direct current. Therefore, in order to find the d.c. power, average current has to be found out. For a full wave rectifier the average value or dc value can be found like half wave,

$$
\mathbf{I}_{\mathrm{dc}}=\frac{2 I_{m \mathrm{~m}}}{\pi}
$$

$\therefore$ D.C. power output, $\mathbf{P}_{\mathrm{dc}}=I_{d c}^{2} \times R_{L}=\left(\frac{2 I_{m}}{\pi}\right)^{2} \times \mathbf{R}_{\mathbf{L}}$

## * A.C. INPUT POWER.

The a.c. input power is given by :

$$
\mathrm{P}_{\mathrm{ac}}=l_{r m s}^{2}\left(\mathrm{rf}+\mathrm{R}_{\mathrm{L}}\right)
$$

For a full-wave rectified wave, we have, $\quad \mathbf{I}_{\mathrm{rms}}=\mathbf{I}_{\mathrm{m}} / \sqrt{\mathbf{2}}$

$$
\therefore \quad \mathbf{P}_{\mathrm{ac}}=\left(\frac{I_{m}}{\sqrt{2}}\right)^{z}\left(\mathrm{rf}+\mathbf{R}_{\mathrm{L}}\right)
$$

$\therefore \quad$ Full-wave rectification efficiency is

$$
\eta=\frac{P_{d c}}{P_{a c}}=\frac{\left(2 I_{m} / \pi\right)^{2} R_{L}}{\left(\frac{m_{m}}{\sqrt{2}}\right)^{2}\left(r f+R_{L}\right)}=\frac{8}{\pi^{2}} \times \frac{R_{L}}{\left(r f+R_{\mathrm{L}}\right)}=\frac{0.812 R_{L}}{r f+R_{\mathrm{L}}}=\frac{0.812}{1+\frac{r^{\prime}}{\mathrm{R}_{\mathrm{L}}}}
$$

The efficiency will be maximum if $r_{f}$ is negligible as compared to $R_{L}$.
$\therefore$ Maximum efficiency $=81.2 \%$
This is double the efficiency due to half-wave rectifier. Therefore, a full-wave rectifier is twice as effective as a half-wave rectifier.

## RIPPLE FACTOR: -

The output of a rectifier consists of a d.c. component and an a.c. component (also known as ripple).
The a.c. component is undesirable and accounts for the pulsations in the rectifier output.
The effectiveness of a rectifier depends upon the magnitude of a.c. component in the output; the smaller this component, the more effective is the rectifier.
Ripple mean unwanted ac signal present in the rectified output.

2. The ratio of R.M.S. value of A.C. component to the D.C. component in the rectifier output is known as ripple factor i.e.

$$
\text { Ripple factor }=\frac{\text { r.m.s. value of a.c component }}{\text { value of d.c. component }}=\frac{I_{a c}}{I_{d c}}
$$

## * Mathematical Analysis.

The output current of a rectifier contains d.c. as well as a.c. component.
By definition, the effective (i.e. r.m.s.) value of total load current is given by :

$$
\mathrm{I}_{\mathrm{rms}}=\sqrt{I_{d c}^{2}+I_{a c}^{2}} \quad \text { Or } \quad \mathrm{I}_{\mathrm{ac}}=\sqrt{I_{r m s}^{2}-I_{d c}^{2}}
$$

Dividing throughout by $\mathrm{I}_{\mathrm{dc}}$, we get,

$$
\frac{\mathrm{I}_{\mathrm{sc}}}{\mathrm{I}_{\mathrm{dc}}}=\frac{1}{\mathrm{I}_{\mathrm{dc}}} \sqrt{I_{r m s}^{2}-I_{d c^{2}}^{2}} \quad \text { (But } \mathrm{I}_{\mathrm{ac}} / \mathrm{I}_{\mathrm{dc}} \text { is the ripple factor.) }
$$

$\therefore \quad$ Ripple factor $=\frac{1}{I_{d c}} \sqrt{I_{r m s}^{2}-I_{d c}{ }^{2}}=\sqrt{\left(\frac{I_{r m s}}{I_{d c}}\right)^{2}-1}$

## (i) For half-wave rectification: -

In half-wave rectification, $\quad \mathrm{I}_{\mathrm{rms}}=\mathrm{I}_{\mathrm{m}} / 2 ; \quad ; \quad \mathrm{I}_{\mathrm{dc}}=\mathrm{I}_{\mathrm{m}} / \pi$

$$
\text { Ripple factor }=\sqrt{\left(\frac{L_{m} / 2}{l_{m} / \pi}\right)^{2}-1}=1.21
$$

It is clear that a.c. component exceeds the d.c. component in the output of a half-wave rectifier.
This results in greater pulsations in the output.
2. Therefore, half-wave rectifier is ineffective for conversion of a.c. into d.c.
(ii) For full-wave rectification: -

$$
\begin{array}{ll} 
& \text { In full-wave rectification, } \quad \mathrm{I}_{\mathrm{rms}}=\frac{l_{\mathrm{m}}}{\sqrt{2}} ; \quad \mathrm{I}_{\mathrm{dc}}=\frac{2 l_{m}}{\pi} \\
\therefore & \text { Ripple factor }=\sqrt{\left(\frac{l_{m} / \sqrt{2}}{2 l_{m} / \pi}\right)^{2}-1}=0.48 \quad \text { i.e. } \quad \frac{\text { effective s.c.component }}{\text { d.c.component }}=0.48
\end{array}
$$

This shows that in the output of a full-wave rectifier, the d.c. component is more than the a.c. component. Consequently, the pulsations in the output will be less than in half-wave rectifier.
2 For this reason, full-wave rectification is invariably used for conversion of a.c. into d.c.
4 Peak Inverse Voltage (PIV) : -
The maximum value of reverse voltage occurs at the peak of the input cycle, which is equal to $\mathrm{V}_{\mathrm{m}}$.
This maximum reverse voltage is called peak inverse voltage (PIV). Thus the PIV of diode : -
a) For Half Wave $=\mathrm{V}_{\mathrm{m} .}$, b) For Center Tapped $=2 \mathrm{~V}_{\mathrm{m}}$ and $\mathbf{c}$ ) For Bridge Rectifier $=\mathrm{V}_{\mathrm{m}}$.

4 Transformer Utilization Factor (TUF) :-
It may be defined as the ratio of d.c. power delivered to the load and the a.c. rating of the transformer secondary.

$$
\begin{array}{l|l}
\text { Thus, } & \mathbf{T U F}=\mathbf{P}_{\mathrm{dc}} / \mathbf{P}_{\mathrm{ac}}
\end{array}
$$

For half wave rectifier, TUF $=\mathbf{0 . 2 8 7}$; Center taped rectifier, TUF $=\mathbf{0 . 6 9 3}$; Bridge rectifier, TUF $=\mathbf{0 . 8 1 2}$.
The TUF is very useful in determining the rating of a transformer to be used with rectifier circuit.

* Average Value of Voltage \& Current for HALF WAVE Rectifiers: -

If $\mathrm{V}_{\mathrm{m}}=$ Maximum value of the a.c. input voltage, then the average or d.c. value of the output voltage and current is given by

$$
\mathbf{V}_{\mathrm{dc}}=\mathbf{V}_{\mathrm{m}} / \boldsymbol{\pi}=\mathbf{0 . 3 1 8} \mathbf{V}_{\mathrm{m}} \quad \text { and } \quad \mathbf{I}_{\mathrm{dc}}=\mathbf{I}_{\mathrm{m}} / \boldsymbol{\pi}=\mathbf{0 . 3 1 8} \mathbf{I}_{\mathrm{m}}
$$

4 Average Value of Voltage \& Current for FULL WAVE Rectifiers: -
If $\mathrm{V}_{\mathrm{m}}=$ Maximum value of the a.c. input voltage, then the average or d.c. value of the output voltage and current is given by

$$
\mathbf{V}_{\mathrm{dc}}=\mathbf{2} \mathrm{V}_{\mathrm{m}} / \boldsymbol{\pi}=\mathbf{0 . 6 3 6} \mathrm{V}_{\mathrm{m}} \quad \text { and } \quad \mathbf{I}_{\mathrm{dc}}=\mathbf{2} \mathrm{I}_{\mathrm{m}} / \boldsymbol{\pi}=\mathbf{0 . 6 3 6} \mathbf{I}_{\mathrm{m}}
$$

## Output Frequency of Half Wave Rectifier: -

The output frequency of a half-wave rectifier is equal to the input frequency ( 50 Hz ). Recall how a complete cycle is defined.
2 a waveform has a complete cycle when it repeats the same wave pattern over a given time.
2. Thus in Fig. (i), the a.c. input voltage repeats the same wave pattern over $0^{\circ}-360^{\circ}, 360^{\circ}-720^{\circ}$ and so on.
In Fig. (ii), the output waveform also repeats the same wave pattern over $0^{\circ}-360^{\circ}, 360^{\circ}-720^{\circ}$ and so on.
This means that when input a.c. completes one cycle, the output half wave rectified wave also completes one cycle.
2 In other words, for the half wave rectifier the output frequency is equal to the input frequency i.e. $\mathbf{f}_{\text {out }}=\mathbf{f}_{\text {in }}$
2. For example, if the input frequency of sine wave applied to a half-wave rectifier is 100 Hz , then frequency of the output wave will also be 100 Hz .


## * Output Frequency of Full Wave Rectifier: -

The output frequency of a full-wave rectifier is double the input frequency.
2. As a wave has a complete cycle when it repeats the same pattern.

In Fig. (i), the input a.c. completes one cycle from $0^{\circ}-360^{\circ}$.
However, in Fig. (ii) full-wave rectified wave completes two cycles in this period.
2. Therefore, output frequency is twice the input frequency i.e. $\mathbf{f}_{\text {out }}=\mathbf{2} \mathbf{f}_{\text {in }}$

For example, if the input frequency to a full-wave rectifier is 100 Hz , then the output frequency will be 200 Hz .
> COMPARISON OF RECTIFIERS: -

Rectifier type: Half-wave

Schematic diagram:


Full-wave Centre-tap



FULL-WAVE RECTIFIED WAVE

(ii)

Bridge Rectifier


Typical output waveform:


| S. No. | Particulars | Half-wave | Centre-tap | Bridge type |
| :---: | :--- | :--- | :--- | :--- |
| 1 | No. of diodes | 1 | 2 | 4 |
| 2 | Transformer necessary | no | yes | no |
| 3 | Max. efficiency | $40.6 \%$ | $81.2 \%$ | $81.2 \%$ |
| 4 | Ripple factor | 1.21 | 0.48 | 0.48 |
| 5 | Output frequency | $f_{i n}$ | $2 f_{i n}$ | $2 f_{i n}$ |
| 6 | Peak inverse voltage | $V_{m}$ | $2 V_{m}$ | $V_{m}$ |

## * FILTER CIRCUITS:-

Generally, a rectifier is required to produce pure D.C. supply for using at various places in the electronic circuits.
However, the output of a rectifier has pulsating character i.e. it contains A.C. and D.C. components.
The A.C. component is undesirable and must be kept away from the load.
To do so, a filter circuit is used which removes (or filters out) the A.C. component and allows only the D.C. component to reach the load.

A filter circuit is a device which removes the A.C. component of rectifier output but allows the D.C. component to reach the load.
2 filter circuit is generally a combination of inductors (L) and capacitors (C).
The filtering action of L and C depends upon the basic electrical principles.
. A capacitor offers infinite reactance to d.c.
We Know that $\mathrm{X}_{\mathrm{C}}=1 / 2 \pi \mathrm{fC}$. But for D.C., $\mathrm{f}=0$.
$\therefore \quad \mathrm{X}_{\mathrm{C}}=1 / 2 \pi \mathrm{fC}=1 / 2 \pi \times 0 \times \mathrm{C}=\infty$ (Means Capacitor shows infinite reactance to DC )
$\therefore$ Hence, a Capacitor does not allow d.c. to pass through it.
We know $X_{L}=2 \pi f L$. For d.c., $f=0$
$\therefore \quad \mathrm{X}_{\mathrm{L}}=2 \pi \times 0 \times \mathrm{L}=0$ (Means Inductor shows zero reactance to DC )

## * Hence Inductor passes d.c. quite readily.

A Capacitor passes A.C. but does not pass D.C. at all. On the other hand, an Inductor opposes A.C. but allows D. C. to pass through it.
It then becomes clear that suitable network of L and C can effectively remove the A.C. component, allowing the D.C. component to reach the load.


## > Types Of Filter Circuits:-

2. There are different types of filter circuits according to their construction. The most commonly used filter circuits are : -

* Inductive Filter or Series Inductor,
* Capacitor Filter or Shunt Capacitor,
* Choke Input Filter or LC Filter and
\& Capacitor Input Filter or $\pi$-Filter.


## $\checkmark$ Inductive Filter Or Series Inductor:-



Fig. (ii) Shows a typical Inductive filter circuit. It consists of an Inductor L placed across the rectifier output in series with load $\mathrm{R}_{\mathrm{L}}$.
The choke (Inductor with iron core) offers high opposition to the passage of a.c. component but no opposition to the d.c. component.
The result is that most of the a.c. component appears across the choke while whole of d.c. component passes through the choke on its way to load. This results in the reduced pulsations at Load resistance $R_{L}$.
$\checkmark$ Capacitor Filter Or Shunt Capacitor:-

(Rectified output Pulsating d.c)

(Capacitor Filter Circuit)

(Output of Capacitor Filter)

Fig. (ii) Shows a typical capacitor filter circuit. It consists of a capacitor C placed across the rectifier output in parallel with load $\mathrm{R}_{\mathrm{L}}$.
The pulsating direct voltage of the rectifier is applied across the capacitor. As the rectifier voltage increases, it charges the capacitor and also supplies current to the load.
2t the end of quarter cycle [Point A in Fig. (iii)], the capacitor is charged to the peak value $V_{m}$ of the rectifier voltage.
Now, the rectifier voltage starts to decrease. As this occurs, the capacitor discharges through the load and voltage across it decreases as shown by the line AB in Fig. (iii).
The voltage across load will decrease only slightly because immediately the next voltage peak comes and recharges the capacitor.
This process is repeated again and again and the output voltage waveform becomes ABCDEFG. It may be seen that very little ripple is left in the output.
Moreover, output voltage is higher as it remains substantially near the peak value of rectifier output voltage.
2. The capacitor filter circuit is extremely popular because of its low cost, small size, little weight and good characteristics.

## $\checkmark$ Choke Input Filter Or LC Filter:-


(Rectified output Pulsating d.c)

(Choke Input Filter Circuit)

(Output of Choke Input Filter)

Fig. shows a typical choke input filter circuit. It consists of a choke L connected in series with the rectifier output and a filter capacitor C across the load.
Only a single filter section is shown, but several identical sections are often used to reduce the pulsations as effectively as possible.
The pulsating output of the rectifier is applied across terminals 1 and 2 of the filter circuit.
As discussed before, the pulsating output of rectifier contains a.c. and d.c. components. The choke offers high opposition to the passage of a.c. component but negligible opposition to the d.c. component.
The result is that most of the a.c. component appears across the choke while whole of d.c. component passes through the choke on its way to load. This results in the reduced pulsations at terminal 3.
At terminal 3, the rectifier output contains d.c. component and the remaining part of a.c. component which has managed to pass through the choke.
Now, the low reactance of filter capacitor bypasses the a.c. component but prevents the d.c. component to flow through it. Therefore, only d.c. component reaches the load.
2. In this way, the filter circuit has filtered out the a.c. component from the rectifier output, allowing d.c. component to reach the load.
$\checkmark$ Capacitor Input Filter or $\boldsymbol{\pi}$-Filter:-

(Rectified output Pulsating d.c) (Capacitor Input or $\pi$ - Filter Circuit)

(Output of $\pi$-Filter)

Fig. shows a typical capacitor input filter or $\pi$-filter. It consists of a filter capacitor $\mathrm{C}_{1}$ connected across the rectifier output, a choke Lin series and another filter capacitor $\mathrm{C}_{2}$ connected across the load.
Only one filter section is shown but several identical sections are often used to improve the smoothing action. The pulsating output from the rectifier is applied across the input terminals (i.e. terminals $1 \& 2$ ) of the filter.
2. The filtering action of the three components viz $\mathrm{C}_{1}, \mathrm{~L}$ and $\mathrm{C}_{2}$ of this filter is described below :
(a) The filter capacitor $\mathbf{C}_{\mathbf{1}}$ offers low reactance to a.c. component of rectifier output while it offers infinite reactance to the d.c. component. Therefore, capacitor $\mathrm{C}_{1}$ bypasses an appreciable amount of a.c. component while the d.c. component continues its journey to the choke L.
(b) The choke $\mathbf{L}$ offers high reactance to the a.c. component but it offers almost zero reactance to the d.c. component. Therefore, it allows the d.c. component to flow through it, while the un bypassed a.c. component is blocked.
(c) The filter capacitor $\mathbf{C}_{\mathbf{2}}$ bypasses the a.c. component which the choke has failed to block. Therefore, only d.c. component appears across the load and that is what we desire

## [CRERPRERR-2] <br> [TRANSISTORS AND CIRCUIT ANALYSIS]

## * INTRODUCTION:-

When a third doped element is added to a crystal diode in such a way that two PN junctions are formed, the resulting device is known as a Transistor.
This is a new type of electronics device which can able to amplify a weak signal in a fashion comparable and often superior to that realized by vacuum tubes.
A transistor consists of two PN junctions formed by sandwiching either p-type or n-type semiconductor between a pair of opposite types. Hence Transistor is classified into two types, namely: -

- (i) n-p-n transistor (ii) p-n-p transistor

An n-p-n transistor is composed of two n-type semiconductors separated by a thin section of p-type.
However, a p-n-p transistor is formed by two p-sections separated by a thin section of n-type as shown in Figure below.

(i)

(ii)


## * NAMING: -

2 transistor has two pn junctions. As discussed later, one junction is forward biased and the other is reverse biased.
The forward biased junction has a low resistance path whereas a reverse biased junction has a high resistance path.
The weak signal is introduced in the low resistance circuit and output is taken from the high resistance circuit. Therefore, a transistor transfers a signal from a low resistance to high resistance.
The prefix 'trans' means the signal transfer property of the device while 'istor' classifies it as a solid element in the same general family with resistors.

* NAMING THE TRANSISTOR TERMINALS:-

A transistor (PNP or NPN) has three sections of doped semiconductors.
The section on one side is the emitter and the section on the opposite side is the collector.
The middle section is called the base and forms two junctions between the emitter and collector.

+ (i)Emitter:-
The section on one side that supplies charge carriers (electrons or holes) is called the emitter.
The emitter is always forward biased w.r.t. base so that it can supply a large number of majority carriers.
The emitter (p-type) of PNP transistor is forward biased and supplies hole charges to its junction with the base. Similarly the emitter (n-type) of NPN transistor has a forward bias and supplies free electrons to its junction with the base.
* (ii) Collector: -

2. The section on the other side that collects the charges is called the collector. The collector is always reverse biased. Its function is to remove charges from its junction with the base.
The collector (p-type) of PNP transistor has a reverse bias and receives hole charges that flow in the output circuit. Similarly the collector (n-type) of NPN transistor has reverse bias \& receives electrons.
4 (iii)Base: -
The middle section which forms two PN-junctions between emitter \& collector is called base.
The base-emitter junction is forward biased, allowing low resistance for the emitter circuit.
The base-collector junction is reverse biased and provides high resistance in the collector circuit.

(i)

## * TRANSISTOR SYMBOL:-



(ii)

(ii)

## WORKING OF NPN TRANSISTOR (NPN): -

The NPN transistor with forward bias to emitter- base junction \& reverse bias to collector-base junction.
The forward bias causes the electrons in the n-type emitter to flow towards the base.
This constitutes the emitter current $\mathbf{I}_{\mathbf{E}}$. As these electrons flow through the p-type base, they tend to combine with holes.
As the base is lightly doped and very thin, therefore, only a few electrons (less than $5 \%$ ) combine with holes to constitute base current $\mathbf{I}_{\mathbf{B}}$.
The remainders (more than 95\%) cross over into the collector region to constitute collector current $\mathbf{I}_{\mathbf{C}}$.

2. In this way, almost the entire emitter current flows in the collector circuit.
2. It is clear that emitter current is the sum of collector and base currents i.e. $\mathbf{I}_{\mathbf{E}}=\mathbf{I}_{\mathbf{B}}+\mathbf{I}_{\mathbf{C}}$

* WORKING OF PNP TRANSISTOR (PNP): -

Fig. shows the basic connection of a PNP transistor.
The forward bias causes the holes in the p-type emitter to flow towards the base.
2. This constitutes the emitter current $\mathrm{I}_{\mathrm{E}}$.

As these holes cross into n-type base, they tend to combine with the electrons.
As the base is lightly doped and very thin, therefore, only a few holes (less than $5 \%$ ) combine with the electrons. The remainder (more than $95 \%$ ) cross into the collector region to constitute collector current $\mathrm{I}_{\mathrm{C}}$.

. In this way, almost the entire emitter current flows in the collector circuit.
It may be noted that current conduction within PNP transistor is by holes. However, in the external connecting wires, the current is still by electrons

## * TRANSISTOR CONNECTIONS:-

2. There are three leads in a transistor such as emitter, base and collector terminals.

However, when a transistor is to be connected in a circuit, we require four terminals; two for the input and two for the output.
This difficulty is overcome by making one terminal of it in common to both input and output terminals.
2. The input is fed between this common terminal and one of the other two terminals.

The output is obtained between the common terminal and the remaining terminal.
So a transistor can be connected in a circuit in the following ways:-
(i) Common Base connection (ii) Common Emitter connection
(iii) Common Collector connection

## (i)Common Base Connection

In this circuit arrangement, input is applied between emitter and base and output is taken from collector and base.

Here, base of the transistor is common to both input and output circuits and hence the name Common Base connection. A Common Base NPN and PNP in figure below.

(i)

(ii)

## ( $\mathbf{4 i}$ Common Emitter Connection

In this circuit arrangement, input is applied between base and emitter and output is taken from the collector and emitter.

Here, emitter of the transistor is common to both input and output circuits and hence the name Common Emitter connection. A Common Emitter NPN and PNP transistor circuit is shown in figure below.

(iii) Common Collector Connection

In this circuit arrangement, input is applied between base and collector while output is taken between the emitter and collector.

Here, collector of the transistor is common to both input and output circuits and hence the name Common Collector connection. A Common Collector NPN and PNP in figure below.

(i)

(ii)

## * TRANSISTOR CHARACTERISTICS:-

* 1) Characteristics of Common Base Connection

The complete electrical behavior of a transistor can be described by stating the interrelation of the various currents and voltages.
These relationships can be conveniently displayed graphically and the curves thus obtained are known as the characteristics of transistor.
The most important characteristics of common base connection are input characteristics and output characteristics.

## A) Input Characteristics:-

It is the curve between emitter current $\mathbf{I}_{\mathbf{E}} \&$ emitter-base voltage $\mathbf{V}_{\mathbf{B E}}$ at constant collector-base voltage $\mathbf{V}_{\mathbf{C B}}$.
The emitter current is generally taken along y-axis and emitter-base voltage along x-axis. Fig. Shows the input characteristics of a typical transistor in CB arrangement.
The following points may be noted from these characteristics :

* The emitter current $\mathrm{I}_{\mathrm{E}}$ increases rapidly with small increase in emitter-base voltage $\mathrm{V}_{\mathrm{EB}}$. It means that input resistance is very small.
* The emitter current is almost independent of collector-
 base voltage $\mathrm{V}_{\mathrm{CB}}$. This leads to the conclusion that emitter current (and hence collector current) is almost independent of collector voltage.
Input Resistance: - It is the ratio of change in emitter-base voltage $\left(\Delta \mathrm{V}_{\mathrm{EB}}\right)$ to the resulting change in emitter current $\left(\Delta \mathrm{I}_{\mathrm{E}}\right)$ at constant collector-base voltage $\left(\mathrm{V}_{\mathrm{CB}}\right)$ i.e.

$$
\text { Input resistance, } r_{i}=\frac{\Delta V_{B E}}{\Delta I_{E}} \text { at constant } V_{C B}
$$

In fact, input resistance is the opposition offered to the signal current. As a very small $\mathrm{V}_{\mathrm{EB}}$ is sufficient to produce a large flow of emitter current $\mathrm{I}_{\mathrm{E}}$, thus, input resistance is quite small, of the order of a few ohms.
B) Output Characteristics:-

It is the curve between collector current $\mathbf{I}_{\mathbf{C}} \&$ collector-base voltage $\mathbf{V}_{\mathbf{B C}}$ at constant emitter current $\mathbf{I}_{\mathbf{E}}$.
Generally, collector current is taken along y-axis and collector-base voltage along x-axis.
The fig. shows the input and output characteristics of a typical transistor in CB arrangement.
The following points may be noted from characteristics :

* The collector current $\mathrm{I}_{\mathrm{C}}$ varies with $\mathrm{V}_{\mathrm{CB}}$ only at very low voltages ( $<1 \mathrm{~V}$ ). The transistor is never operated in this region.
*. When the value of $\mathrm{V}_{\mathrm{CB}}$ is raised above $1-2 \mathrm{~V}$, the collector current becomes constant as indicated by straight horizontal curves. It means that now $\mathrm{I}_{\mathrm{C}}$ is independent of $\mathrm{V}_{\mathrm{CB}}$ and depends upon $\mathrm{I}_{\mathrm{E}}$ only. This is consistent with the theory that the emitter current flows almost entirely to the collector terminal. The transistor is always operated in this region.
* A very large change in collector-base voltage
 produces only a tiny change in collector current. This means that output resistance is very high.
Output Resistance: - It is the ratio of change in collector-base voltage $\left(\Delta \mathrm{V}_{\mathrm{CB}}\right)$ to the resulting change in collector current $\left(\Delta \mathrm{I}_{\mathrm{C}}\right)$ at constant emitter current i.e.

$$
\text { Output resistance, } r_{o}=\frac{\Delta V_{C B}}{\Delta I_{C}} \text { at constant } I_{E}
$$

The output resistance of CB circuit is very high, of the order of several tens of kilo-ohms.

## 2) Characteristics of Common Emitter Connection:-

$>$ The important characteristics of this circuit arrangement are the input characteristic and output characteristic.

(Circuit Arrangement for studying Common Emitter Connection of Transistor)

## A) Input Characteristics:-

2 It is the curve between base current IB \& base-emitter voltage VBE at constant collector-emitter volt $\mathrm{V}_{\mathrm{CE}}$. The input characteristics of a CE connection can be determined by the circuit shown in Fig. Keeping $\mathrm{V}_{\mathrm{CE}}$ constant (Let 10 V ), note the base current $\mathrm{I}_{\mathrm{B}}$ for various values of $\mathrm{V}_{\mathrm{BE}}$.
Then plot the readings obtained on the graph, taking $\mathrm{I}_{\mathrm{B}}$ along $y$-axis and $V_{B E}$ along $x$-axis. This gives the input characteristic at $\mathrm{V}_{\mathrm{CE}}=10 \mathrm{~V}$ as shown in Fig.
2. The following points may be noted from the characteristics :

* The characteristic resembles that of a forward biased diode curve. This is expected since the base-emitter section of transistor is a diode and it is forward biased.
* As compared to CB arrangement, $\mathrm{I}_{\mathrm{B}}$ increases less rapidly
 with $\mathrm{V}_{\mathrm{BE}}$. Therefore, input resistance of a CE circuit is higher than that of CB circuit.

2. Input Resistance: - It is the ratio of change in base-emitter voltage $\left(\Delta \mathrm{V}_{\mathrm{BE}}\right)$ to the change in base current $\left(\Delta \mathrm{I}_{\mathrm{B}}\right)$ at constant $\mathrm{V}_{\mathrm{CE}}$. The value of input resistance for CE circuit is of the order of a few hundred ohms
B) Output Characteristics: -

2 It is the curve between collector current $\mathbf{I}_{\mathbf{C}}$ and collector-emitter voltage $\mathbf{V}_{\mathbf{C E}}$ at constant base current $\mathbf{I}_{\mathbf{B}}$.
The output characteristics of CE circuit can be drawn with the help of above circuit arrangement in Fig.
Keeping the base current $\mathrm{I}_{\mathrm{B}}$ fixed at some value say, $5 \mu \mathrm{~A}$, note the collector current $\mathrm{I}_{\mathrm{C}}$ for various values of $\mathrm{V}_{\mathrm{CE}}$.
Then plot the readings on a graph, taking $I_{C}$ along $y$-axis and $\mathrm{V}_{\mathrm{CE}}$ along x -axis.
This gives the output characteristic at $\mathrm{I}_{\mathrm{B}}=5 \mu \mathrm{~A}$ as shown in Fig. The test can be repeated for $\mathrm{I}_{\mathrm{B}}=10 \mu \mathrm{~A}$ to obtain the new output characteristic as shown in Fig.
Following similar procedure, a family of output characteristics can be drawn as shown in Fig.
The following points may be noted from the characteristics:


* (i) The collector current $\mathrm{I}_{\mathrm{C}}$ varies with $\mathrm{V}_{\mathrm{CE}}$ for $\mathrm{V}_{\mathrm{CE}}$ between 0 and 1 V only. After this, $\mathrm{I}_{\mathrm{C}}$ becomes almost constant \& independent of $\mathrm{V}_{\mathrm{CE}}$. This value of $\mathrm{V}_{\mathrm{CE}}$ upto which $\mathrm{I}_{\mathrm{C}}$ changes with $\mathrm{V}_{\mathrm{CE}}$ is called the knee voltage ( $\mathrm{V}_{\mathrm{knee}}$ ). The transistors are always operated in the region above knee voltage.
* (ii) Above knee voltage, $\mathrm{I}_{\mathrm{C}}$ is almost constant. However, a small increase in $\mathrm{I}_{\mathrm{C}}$ with increasing $\mathrm{V}_{\mathrm{CE}}$ is caused by the collector depletion layer getting wider and capturing a few more majority carriers before electron-hole combinations occur in the base area.
* (iii) For any value of $V_{C E}$ above knee voltage, the collector current $I_{C}$ is approximately equal to $\beta \times I_{B}$
$>$ Output Resistance: - It is the ratio of change in collector-emitter voltage $\left(\Delta \mathrm{V}_{\mathrm{CE}}\right)$ to the change in collector current $\left(\Delta \mathrm{I}_{\mathrm{C}}\right)$ at constant $\mathrm{I}_{\mathrm{B}}$ i.e.

$$
\text { Output resistance, } r_{o}=\frac{\Delta V_{C E}}{\Delta I_{C}} \text { at constant } I_{B}
$$

$>$ It may be noted that whereas the output characteristics of CB circuit are horizontal, they have noticeable slope for the CE circuit.
$>$ Therefore, output resistance of CE circuit is less than that of CB circuit. Its value is of the order of $50 \mathrm{k} \Omega$.
3) Characteristics of Common Collector Connection:-

In a Common Collector circuit connection the load resistor connected from emitter to ground, so the collector tied to ground even though the transistor is connected in a manner similar to the CE connection.
Hence there is no need for a set of common-collector characteristic to choose the parameters of the circuit. The output characteristic of the CC configuration is same as CE configuration.
2. For CC Connection the output characteristic are plot of $\mathbf{I}_{\mathbf{E}}$ versus $\mathbf{V}_{\mathbf{C E}}$ for a constant value of $\mathbf{I}_{\mathbf{B}}$.

There is an almost unnoticeable change in the vertical scale of $I_{C}$ of the $C E$ connection if $I_{C}$ is replaced by $\mathrm{I}_{\mathrm{E}}$ for CC connection. The input circuit of CC connection, the CE characteristic is sufficient to obtain the required information.
2. Hence Common Collector circuit connection is known as Emitter Follower.

* CURRENT AMPLIFICATION FACTORS: - (It is the ratio of output current to input current)

1) Common Base Connection:-

In a common base connection, the input current is the Emitter Current $\mathbf{I}_{\mathbf{E}}$ and output current is the Collector Current $\mathbf{I}_{\mathbf{C}}$.

Hence the ratio of change in collector current to the change in emitter current at constant collector-base voltage $\mathrm{V}_{\mathrm{CB}}$ is known as current amplification factor for CB Connection and is denoted as $\boldsymbol{\alpha}$ (Alpha).

* Practical values of $\alpha$ in commercial transistors range from 0.9 to 0.99 .

2) Common Emitter Connection:-

In a common emitter connection, the input current is the Base Current $\mathbf{I}_{\mathbf{B}}$ and output current is the
Collector Current $\mathbf{I}_{\mathbf{C}}$.
Hence ratio of change in collector current $\left(\mathrm{I}_{\mathrm{C}}\right)$ to the change in base current $\left(\mathrm{I}_{\mathrm{B}}\right)$ at
constant collector-emitter voltage $\mathrm{V}_{\mathrm{CE}}$ is known as current amplification factor for CE
Collector Current $\mathbf{I}_{\mathbf{C}}$.
Hence ratio of change in collector current $\left(\mathrm{I}_{\mathrm{C}}\right)$ to the change in base current $\left(\mathrm{I}_{\mathrm{B}}\right)$ at
constant collector-emitter voltage $\mathrm{V}_{\mathrm{CE}}$ is known as current amplification factor for CE
Collector Current $\mathbf{I}_{\mathbf{C}}$.
Hence ratio of change in collector current $\left(\mathrm{I}_{\mathrm{C}}\right)$ to the change in base current $\left(\mathrm{I}_{\mathrm{B}}\right)$ at
constant collector-emitter voltage $\mathrm{V}_{C E}$ is known as current amplification factor for CE Connection and denoted as $\boldsymbol{\beta}$ (Beta).

$$
\beta=\frac{\Delta I_{C}}{\Delta I_{B}}
$$

$\therefore$ Usually, its value ranges from 20 to 500.
3) Common Collector Connection:-

In a common collector connection, the input current is the Emitter Current $\mathbf{I}_{\mathbf{B}}$ and output current is the Emitter Current $\mathbf{I}_{\mathbf{E}}$.

Hence the ratio of change in emitter current to the change in base current at
Henstant $\mathrm{V}_{\mathrm{CC}}$ is known as current amplification factor for CC Connection and is
Hence the ratio of change in emitter current to the change in base current at
constant $\mathrm{V}_{\mathrm{CC}}$ is known as current amplification factor for CC Connection and is

$$
\gamma=\frac{\Delta I_{E}}{\Delta I_{B}}
$$ denoted as $\gamma$ (Gamma).

* This circuit provides about the same current gain as the common emitter circuit as $\Delta \mathrm{I}_{\mathrm{E}} \approx \Delta \mathrm{I}_{\mathrm{C}}$.
* RELATION AMONG DIFFERENT CURRENT AMPLIFICATION FACTORS:- $\Delta \mathrm{I}_{\mathrm{E}}=\Delta \mathrm{I}_{\mathrm{B}}+\Delta \mathrm{I}_{\mathrm{C}}$

1) Relation between $\alpha$ and $\boldsymbol{\beta}$ :-

$$
\alpha=\frac{\Delta I_{C}}{\Delta I_{E}}
$$

$\therefore$ As, $\boldsymbol{\beta}=\frac{\Delta I_{C}}{\Delta I_{E}}=\frac{\Delta I_{C}}{\Delta I_{E}-\Delta I_{C}}=\frac{\Delta I_{C} / \Delta I_{E}}{1-\Delta I_{C} / \Delta I_{E}}=\frac{\alpha}{1-\alpha} \Rightarrow$ As, $\alpha=\frac{\Delta I_{C}}{\Delta I_{E}}=\frac{\Delta I_{C}}{\Delta I_{E}+\Delta I_{C}}=\frac{\Delta I_{C} / \Delta I_{E}}{1+\Delta I_{C} / \Delta I_{B}}=\frac{\beta}{1+\beta}$
2) Relation between $\alpha$ and $\gamma$ :-

3) Relation between $\boldsymbol{\beta}$ and $\gamma$ :-

* As, $\gamma=\frac{\Delta I_{\mathrm{E}}}{\Delta I_{\mathrm{E}}}=\frac{\Delta I_{\mathrm{E}}+\Delta I_{\mathrm{C}}}{\Delta I_{\mathrm{B}}}=\frac{\Delta I_{\mathrm{B}}}{\Delta I_{\mathrm{B}}}+\frac{\Delta I_{\mathrm{C}}}{\Delta I_{\mathrm{B}}}=1+\beta \Rightarrow \mathrm{As}, \boldsymbol{\beta}=\frac{\Delta I_{\mathrm{C}}}{\Delta I_{\mathrm{B}}}=\frac{\Delta \mathrm{I}_{\mathrm{E}}-\Delta I_{\mathrm{B}}}{\Delta I_{\mathrm{B}}}=\frac{\Delta I_{\mathrm{E}}}{\Delta I_{\mathrm{B}}}-\frac{\Delta I_{\mathrm{B}}}{\Delta I_{\mathrm{B}}}=\boldsymbol{\gamma}-1$

4) Relation between $\alpha, \beta$ and $\gamma:-$

* As, $\quad \beta=\frac{\alpha}{1-\alpha}=\alpha \times \frac{1}{1-\alpha}=\alpha \times \gamma$

$$
\therefore \beta=\alpha \times \gamma
$$

| $\therefore \alpha=\frac{\beta}{1+\beta}$ | $\therefore \beta=\frac{\alpha}{1-\alpha}$ | $\therefore \gamma=\frac{1}{1-\alpha}$ | $\therefore$ | $\quad \therefore \gamma=1+\beta$ |
| :--- | :--- | :--- | :--- | :--- |

## \& COMPARISON OF TRANSISTOR CONNECTIONS:-

| S. No. | Characteristic | Common base | Common emitter | Common collector |
| :---: | :--- | :--- | :--- | :--- |
| 1. | Input resistance | Low (about $100 \Omega$ ) | Low (about $750 \Omega$ ) | Very high (about <br> $750 \mathrm{k} \Omega$ |
| 2. | Output resistance | Very high (about <br> $450 \mathrm{k} \Omega)$ | High (about $45 \mathrm{k} \Omega$ ) | Low (about $50 \Omega$ ) |
| 3. | Voltage gain | about 150 <br> For high frequency <br> applications | about 500 <br> For audio frequency <br> applications | less than 1 <br> For impedance <br> matching |
| 5. | Applications | Current gain | No (less than 1) | High ( $\beta$ ) |

* Out of the three transistor connections, the Common Emitter Circuit is the most efficient.
* It is used in about 90 to 95 per cent of all transistor applications.
* The main reasons for the widespread use of this circuit arrangement are :
(i) High current gain. (ii) High voltage and power gain. (iii) Moderate output to input impedance ratio.
* D.C. AND A.C. EQUIVALENT CIRCUITS: -

Various circuit currents. It is useful to mention the various currents in the complete amplifier circuit. These are shown in the circuit of Fig.
(i) Base Current: - When no signal is applied in the base circuit, D.C. base current $\mathrm{I}_{\mathrm{B}}$ flows due to biasing circuit. When A.C. signal is applied, A.C. base current $\mathrm{i}_{\mathrm{b}}$ also flows.
Therefore, with the application of signal, Total Base Current $i_{B}$ is given by: $\mathbf{i}_{\mathbf{B}}=\mathbf{I}_{\mathbf{B}}+\mathbf{i}_{\mathbf{b}}$
(ii) Collector Current: - When no signal is applied, a D.C. collector current $\mathrm{I}_{\mathrm{C}}$ flows due to biasing circuit. When A.C. signal is applied, A.C. collector current $i_{c}$ also flows.

Therefore, the Total Collector Current $\mathrm{i}_{\mathrm{C}}$ is given by: - $\mathbf{i}_{\mathbf{C}}=\mathbf{I}_{\mathbf{C}}+\mathbf{i}_{\mathbf{c}}$


Where $I_{C}=\beta I_{B}=$ zero signal collector current and $i_{c}=\beta i_{b}=$ collector current due to signal.
(iii) Emitter Current:- When no signal is applied, a D.C. emitter current $\mathrm{I}_{\mathrm{E}}$ flows. When A.C. signal is applied, A.C. Emitter Current $i_{e}$ also flows. Therefore the Total Emitter Current is : $-\mathbf{i}_{\mathbf{E}}=\mathbf{I}_{\mathbf{E}}+\mathbf{i}_{\mathbf{e}}$
It is useful to keep in mind that: $I_{E}=I_{B}+I_{C}$ and $i_{e}=i_{b}+i_{c}$.
But base current is usually very small, therefore, as a reasonable approximation, $\mathrm{I}_{\mathrm{E}} \approx \mathrm{I}_{\mathrm{C}}$ and $\mathrm{i}_{\mathrm{e}} \approx \mathrm{i}_{\mathrm{c}}$.

* D. C. Equivalent Circuit: - In order to draw the equivalent D.C. circuit, the following two steps are applied to the transistor circuit:-
(a) Reduce all A.C. sources to zero.
(b) Open all the capacitors.

Referring D.C. Equivalent Circuit

$$
\text { D.C. Load } \quad \mathbf{R}_{\mathbf{D C}}=\mathbf{R}_{\mathrm{C}}+\mathbf{R}_{\mathbf{E}} \quad \& \quad \mathrm{~V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{CE}}+\mathrm{I}_{\mathrm{C}}\left(\mathrm{R}_{\mathrm{C}}+\mathrm{R}_{\mathrm{E}}\right)
$$

The maximum value of $\mathrm{V}_{\mathrm{CE}}$ will occur when there is no collector current i.e. $\mathrm{I}_{\mathrm{C}}=0$.

$$
\therefore \quad \text { Maximum } \mathbf{V}_{\mathbf{C E}}=\mathbf{V}_{\mathbf{C C}}
$$

The maximum collector current will flow when $\mathrm{V}_{\mathrm{CE}}=0$.

$$
\therefore \quad \text { Maximum } \mathbf{I}_{\mathbf{C}}=\mathbf{V}_{\mathbf{C C}} /\left(\mathbf{R}_{\mathrm{C}}+\mathbf{R}_{\mathbf{E}}\right)
$$

* A.C. Equivalent Circuit: - In order to draw A.C. equivalent circuit, the following two steps are applied to the transistor circuit:
(a) Reduce all D.C. sources to zero (i.e. $\mathrm{V}_{\mathrm{CC}}=0$ ).
(b) Short all the capacitors.

Referring A.C. Equivalent circuit A.C. load equal to $\mathrm{R}_{\mathrm{C}} \| \mathrm{R}_{\mathrm{L}}$ i.e.
A.C. load, $\mathbf{R}_{A C}=\left(\mathbf{R}_{C} \mathbf{R}_{\mathrm{L}} /\left(\mathbf{R}_{\mathrm{C}}+\mathbf{R}_{\mathrm{L}}\right)\right.$

Maximum positive swing of A.C. collectoremitter voltage $=I_{C} \times R_{A C}$
$\therefore$ Total maximum collector-emitter voltage, $\mathbf{V}_{\mathbf{C E} \text { MAX }}=\mathbf{V}_{\mathbf{C E}}+\mathbf{I}_{\mathbf{C}} \mathbf{R}_{\mathbf{A C}}$
Maximum positive swing of A.C. collector current $=V_{C E} / R_{A C}$
$\therefore$ Total maximum collector current, $\mathbf{I}_{\mathbf{C}} \mathbf{M A X}=\mathbf{I}_{\mathbf{C}}+\mathbf{V}_{\mathbf{C E}} / \mathbf{R}_{\mathbf{A C}}$

## * LOAD LINE ANALYSIS: -

In the transistor circuit analysis, it is generally required to determine the collector current for various collector-emitter voltages.
One of the methods can be used to plot the output characteristics and determine the collector current at any desired collector-emitter voltage. However, a more convenient method, known as load line method can be used to solve such problems.
This method is quite easy and is frequently used in the analysis of transistor applications.

* D.C. LOAD LINE: - It is the line on the output characteristics of a transistor circuit which gives the values of $\mathrm{I}_{\mathrm{C}}$ and $\mathrm{V}_{\mathrm{CE}}$ corresponding to zero signal or D.C. conditions.
Consider a common emitter NPN transistor circuit where no signal is applied. Therefore, D.C. conditions prevail in the circuit. The output characteristics of this circuit are shown in Fig.
The value of collector-emitter voltage $\mathrm{V}_{\mathrm{CE}}$ at any time is given by; $\quad V_{C E}=V_{C C}-I_{C} R_{C}$ Or $I_{C} R_{C}=V_{C C}-V_{C E}$ Or $I_{C}=V_{C C} / R_{C}-V_{C E} / R_{C}$ Or $\mathrm{I}_{\mathrm{C}}=\left(-1 / \mathrm{R}_{\mathrm{C}}\right) \mathrm{V}_{\mathrm{CE}}+\mathrm{V}_{\mathrm{CC}} / \mathrm{R}_{\mathrm{C}}(\equiv \mathrm{Y}=\mathrm{mX}+\mathrm{C})$
As $V_{C C}$ and $R_{C}$ are fixed values, therefore, it is a first degree equation and can be represented by a straight line on the output characteristics. This is known as D.C. Load Line.
To add load line, we need two end points of the straight line.
 These two points can be located as under:
(i) When the collector current $\mathrm{I}_{\mathrm{C}}=0$, then collector-emitter voltage is maximum and is equal to $\mathrm{V}_{\mathrm{CC}}$

$$
\text { i.e. } \quad \text { Max. } \mathrm{V}_{\mathrm{CE}}=\mathrm{V}_{\mathrm{CC}}-\mathrm{I}_{\mathrm{C}} \mathrm{R}_{\mathrm{C}}=\mathrm{V}_{\mathrm{CC}}\left(\mathrm{As} \mathrm{I}_{\mathrm{C}}=0\right)
$$

This gives the first point $\mathrm{B}\left(\mathrm{OB}=\mathrm{V}_{\mathrm{CC}}\right)$ on the collector-emitter voltage axis as shown in Fig.
(ii) When collector-emitter voltage $\mathrm{V}_{\mathrm{CE}}=0$, the collector current is maximum and is equal to $\mathrm{V}_{\mathrm{CC}} / \mathrm{R}_{\mathrm{C}}$

$$
\text { i.e. } \quad V_{C E}=V_{C C}-I_{C} R_{C} \text { or } 0=V_{C C}-I_{C} R_{C}
$$

$\therefore \quad$ Max. $\mathrm{I}_{\mathrm{C}}=\mathrm{V}_{\mathrm{CC}} / \mathrm{R}_{\mathrm{C}}$
2. This gives the second point $\mathrm{A}\left(\mathrm{OA}=\mathrm{V}_{\mathrm{CC}} / \mathrm{R}_{\mathrm{C}}\right)$ on the collector current axis as shown in Fig.
By joining these two points, D.C. Load Line AB is constructed.


* (II) A.C. LOAD LINE. This is the line on the output characteristics of a transistor circuit which gives the values of $\mathrm{i}_{\mathrm{C}}$ and $\mathrm{v}_{\mathrm{CE}}$ when signal is applied.

2. Referring back to the transistor amplifier shown in Fig., its A.C. equivalent circuit as far as output circuit is concerned is as shown in Fig.
To add A.C. load line to the output characteristics, we again require two end points: -
3. One maximum collector-emitter voltage point ( $\mathbf{V}_{\mathbf{C E} \text { MAX }}$ ) and

4. Other is maximum collector current point. ( $\mathbf{I}_{\mathbf{C} \text { MAX }}$ )

Under the application of A.C. signal, these values are Maximum collector-emitter voltage, $\mathbf{V}_{\mathbf{C E ~ M A X}}=\mathbf{V}_{\mathbf{C E}} \mathbf{I}_{\mathbf{C}} \mathbf{R}_{\mathbf{A C}}$.
This locates the point C of the A.C. load line on the collector-emitter voltage axis.
2. Maximum collector current, $\mathbf{I}_{\mathbf{C}}^{\mathbf{M A X}}=\mathbf{I}_{\mathbf{C}}+\mathbf{V}_{\mathbf{C E}} / \mathbf{R}_{\mathbf{A C}}$

This locates the point D of A.C. load line on the collector-current axis.
By joining points C and D, the A.C. Load Line CD is constructed.

* OPERATING POINT: -


The zero signal values of $\mathrm{I}_{\mathrm{C}}$ and $\mathrm{V}_{\mathrm{CE}}$ are known as the Operating point.
It is called operating point because the variations of $I_{C}$ and $V_{C E}$ take place about this point when signal is applied.
It is also called quiescent (silent) point or Q-Point because it is the point on $\mathrm{I}_{\mathrm{C}}-\mathrm{V}_{\mathrm{CE}}$ characteristic when the transistor is silent i.e. in the absence of the signal.
2 Suppose in the absence of signal, the base current is $5 \mu \mathrm{~A}$. Then $\mathrm{I}_{\mathrm{C}}$ and $\mathrm{V}_{\mathrm{CE}}$ conditions in the circuit must be represented by some point on $\mathrm{I}_{\mathrm{B}}=5 \mu \mathrm{~A}$ characteristic.
But $\mathrm{I}_{\mathrm{C}}$ and $\mathrm{V}_{\mathrm{CE}}$ conditions in the circuit should also be represented by some point on the d. c. load line AB.
The point Q where the load line and the characteristic intersect is
 the only point which satisfies both these conditions. Therefore, the point Q describes the actual state of affairs in the circuit in the zero signal conditions and is called the operating point. Referring to Fig, for $\mathrm{I}_{\mathrm{B}}$ $=5 \mu \mathrm{~A}$, the zero signal values are :

$$
\mathrm{V}_{\mathrm{CE}}=\mathrm{OC} \text { volts } \quad \mathrm{I}_{\mathrm{C}}=\mathrm{OD} \mathrm{~mA}
$$

It follows, therefore, that the zero signal values of $\mathrm{I}_{\mathrm{C}}$ and $\mathrm{V}_{\mathrm{CE}}$ (i.e. operating point) are determined by the point where d.c. load line intersects at proper base current curve.

## * THE LEAKAGE CURRENT:-

The current is due to the movement of minority carriers is known as Leakage Current.
2. In Common Base Connection of Transistor the leakage current $\mathbf{I}_{\mathbf{C B O}}$ is the Collector-Base current with emitter open.
2. Similarly, In Common Emitter Connection the leakage current I $_{\text {CEO }}$ is the Collector-Emitter Current with open Base.
Expression for collector current in Common Base Connection is given by,

$$
I_{C}=\frac{\alpha}{1-\alpha} I_{B}+\frac{I_{C B O}}{1-\alpha}
$$

2. Expression for collector current in Common Emitter Connection is given by,

$$
I_{C}=\frac{\alpha}{1-\alpha} I_{B}+\frac{1}{1-\alpha} I_{C B O} \quad \text { Or } \quad I_{C}=\frac{\alpha}{1-\alpha} I_{B}+I_{C E O}
$$



## * FAITHFUL AMPLIFICATION :-

The process of raising the strength of a weak signal without any change in its general shape is known as Faithful Amplification. The key factor for achieving faithful amplification: -

* (i) Proper zero signal collector current
* (ii) Minimum proper base-emitter voltage $\left(\mathrm{V}_{\mathrm{BE}}\right)$ at any instant
* (iii) Minimum proper collector-emitter voltage $\left(\mathrm{V}_{\mathrm{CE}}\right)$ at any instant


## * TRANSISTOR BIASING: -

The proper flow of zero signal collector current and the maintenance of proper collector-emitter voltage during the passage of signal is known as Transistor Biasing.
The following are the most commonly used methods of obtaining transistor biasing from one source of supply (i.e. $\mathrm{V}_{\mathrm{CC}}$ ):

* (i) Base Resistor Method
* (ii) Emitter Bias Method
* (iii) Biasing with Collector-Feedback Resistor
* (iv) Voltage-Divider Bias.


## * STABILISATION: -

The process of making operating point independent of temperature changes or variations in transistor parameters is known as Stabilization.

* NEED FOR STABILIZATION:- Stabilization of the operating point is necessary due to the following reasons :
* (i) Temperature dependence of IC
* (ii) Individual variations
* (iii) Thermal runaway

The self-destruction of an unsterilized transistor is known as Thermal Runaway.

* STABILITY FACTOR :-

The rate of change of collector current $\mathrm{I}_{\mathrm{C}}$ w.r.t. the collector leakage current $\mathrm{I}_{\mathrm{CO}}\left[=\mathrm{I}_{\mathrm{CEO}}\right]$ at constant $\beta$ and $\mathrm{I}_{B}$ is called stability Stability factor, $S=\frac{d I_{C}}{d I_{C O}}$ at constant $I_{B}$ and $\beta$ factor i.e.

* SIMPLE PROBLEMS ON TRANSISTOR: -

1. In a common base connection, $I_{E}=1 \mathrm{~mA}, I_{C}=0.95 \mathrm{~mA}$. Calculate the value of $I_{B}$.

Solution: Using the relation, $\quad \mathrm{I}_{\mathrm{E}}=\mathrm{I}_{\mathrm{B}}+\mathrm{I}_{\mathrm{C}}$
Or $\quad 1=\mathrm{I}_{\mathrm{B}}+0.95 \quad \therefore \quad \mathrm{I}_{\mathrm{B}}=1-0.95=\mathbf{0 . 0 5} \mathbf{~ m A}$
2. In a common base connection, current amplification factor is 0.9 . If the emitter current is $1 \mathbf{m A}$, determine the value of base current.
Solution: $\quad$ Here, $\quad \alpha=0.9, \quad \mathrm{I}_{\mathrm{E}}=1 \mathrm{~mA}$
Now $\quad \alpha=\frac{I_{C}}{I_{E}} \quad$ Or $\quad \mathrm{I}_{\mathrm{C}}=\alpha \mathrm{I}_{\mathrm{E}}=0.9 \times 1=0.9 \mathrm{~mA}$
Also $\quad \mathrm{I}_{\mathrm{E}}=\mathrm{I}_{\mathrm{B}}+\mathrm{I}_{\mathrm{C}} \quad \therefore \quad$ Base current, $\mathrm{I}_{\mathrm{B}}=\mathrm{I}_{\mathrm{E}}-\mathrm{I}_{\mathrm{C}}=1-0.9=\mathbf{0 . 1} \mathbf{~ m A}$
3. In a common base connection, the emitter current is 1 mA . If the emitter circuit is open, the collector current is $\mathbf{5 0} \boldsymbol{\mu} \mathrm{A}$. Find the total collector current. Given that $\boldsymbol{\alpha}=\mathbf{0 . 9 2}$.
Solution: Here, $\mathrm{I}_{\mathrm{E}}=1 \mathrm{~mA}, \alpha=0.92, \mathrm{I}_{\mathrm{CBO}}=50 \mu \mathrm{~A}$
$\therefore$ Total collector current, $\mathrm{I}_{\mathrm{C}}=\alpha \mathrm{I}_{\mathrm{E}}+\mathrm{I}_{\mathrm{CBO}}=0.92 \times 1+50 \times 10^{-3}=0.92+0.05=\mathbf{0 . 9 7} \mathbf{~ m A}$
4. In a common base connection, $\alpha=\mathbf{0 . 9 5}$. The voltage drop across $\mathbf{2 k \Omega}$ resistance which is connected in the collector is 2 V . Find the base current.
Solution: $\quad$ The voltage drop across $\mathrm{R}_{\mathrm{C}}(=2 \mathrm{k} \Omega)$ is $2 \mathrm{~V} . \quad \therefore \quad \mathrm{I}_{\mathrm{C}}=2 \mathrm{~V} / 2 \mathrm{k} \Omega=1 \mathrm{~mA}$
Now $\quad \alpha=\mathrm{I}_{\mathrm{C}} / \mathrm{I}_{\mathrm{E}} \quad \therefore \quad \mathrm{I}_{\mathrm{E}}=\frac{t_{C}}{\alpha}=\frac{1}{0.95}=1.05 \mathrm{~mA}$
Using the relation, $\mathrm{I}_{\mathrm{E}}=\mathrm{I}_{\mathrm{B}}+\mathrm{I}_{\mathrm{C}} \quad \therefore \quad \mathrm{I}_{\mathrm{B}}=\mathrm{I}_{\mathrm{E}}-\mathrm{I}_{\mathrm{C}}=1.05-1=\mathbf{0 . 0 5} \mathbf{~ m A}$
5. For the common base circuit shown in Fig. determine $I_{C} \& V_{C B}$. Assume the transistor is Silicon.

Solution: Since the transistor is of silicon, $\mathrm{V}_{\mathrm{BE}}=0.7 \mathrm{~V}$.
Applying Kirchhoff's voltage law to the emitter-side loop, we get,
Or

$$
\begin{array}{ll} 
& \mathrm{V}_{\mathrm{EE}}=\mathrm{I}_{\mathrm{E}} \mathrm{R}_{\mathrm{E}}+\mathrm{V}_{\mathrm{BE}} \\
& \mathrm{I}_{\mathrm{E}}=\frac{V_{E E}-V_{B E}}{R_{E}}=\frac{8 V-0.7 \mathrm{~V}}{1.5 K \Omega}=4.87 \mathrm{~mA} \\
\therefore \quad & \mathrm{I}_{\mathrm{C}} \approx \mathrm{I}_{\mathrm{E}}=\mathbf{4 . 8 7} \mathbf{~ m A}
\end{array}
$$

Applying Kirchhoff's voltage law to the collector-side loop, we have,


$$
\begin{gathered}
\mathrm{V}_{\mathrm{CC}}=\mathrm{I}_{\mathrm{C}} \mathrm{R}_{\mathrm{C}}+\mathrm{V}_{\mathrm{CB}} \rightarrow \mathrm{~V}_{\mathrm{CB}}=\mathrm{V}_{\mathrm{CC}}-\mathrm{I}_{\mathrm{C}} \mathrm{R}_{\mathrm{C}}= \\
18 \mathrm{~V}-4.87 \mathrm{~mA} \times 1.2 \mathrm{k} \Omega=\mathbf{1 2 . 1 6 ~} \mathbf{~}
\end{gathered}
$$

6. Calculate $I_{E}$ in a transistor for which $\boldsymbol{\beta}=\mathbf{5 0}$ and $I_{B}=\mathbf{2 0} \boldsymbol{\mu} \mathrm{A}$.

Solution: $\quad$ Here $\beta=50, I_{B}=20 \mu \mathrm{~A}=0.02 \mathrm{~mA}$
Now $\beta=\frac{l_{C}}{I_{B}} \quad \therefore \quad \mathrm{I}_{\mathrm{C}}=\beta \mathrm{I}_{\mathrm{B}}=50 \times 0.02=1 \mathrm{~mA}$; Using the relation, $\mathrm{I}_{\mathrm{E}}=\mathrm{I}_{\mathrm{B}}+\mathrm{I}_{\mathrm{C}}=0.02+1=\mathbf{1 . 0 2 m A}$
7. For a transistor, $\beta=45$ and voltage drop across $1 \mathrm{k} \Omega$ which is connected in the collector circuit is 1 volt. Find the base current for common emitter connection.
Solution: Fig. shows the required common emitter connection.
The voltage drop across $R_{C}(=1 \mathrm{k} \Omega)$ is 1 volt.

Now

$$
\therefore \quad \mathrm{I}_{\mathrm{C}}=\frac{1 \mathrm{~V}}{1 K \Omega}
$$

$$
\beta=\frac{I_{C}}{I_{B}}
$$

$$
\therefore \quad \mathrm{I}_{\mathrm{B}}=\frac{I_{C}}{\beta}=\frac{1}{45}=\mathbf{0 . 0 2 2} \mathbf{~ m A}
$$

8. A transistor is connected in common emitter (CE) configuration
 in which collector supply is 8 V and the voltage drop across resistance $\mathrm{R}_{\mathrm{C}}$ connected in the collector circuit is 0.5 V . The value of $R_{C}=800 \Omega$. If $\alpha=0.96$, Determine :
(i) Collector-emitter voltage
(ii) Base current

Solution: Fig. shows the required common emitter connection with Various values. (i) Collector-Emitter voltage,

$$
\mathrm{V}_{\mathrm{CE}}=\mathrm{V}_{\mathrm{CC}}-0.5=8-0.5=7.5 \mathrm{~V}
$$

(ii) The voltage drop across $\mathrm{R}_{\mathrm{C}}(=800 \Omega)$ is 0.5 V .


$$
\therefore \quad \mathrm{I}_{\mathrm{C}}=\frac{0.5 \mathrm{v}}{800 \mathrm{n}}=\frac{5}{8} \mathrm{~mA}=0.625 \mathrm{~mA}
$$

Now $\beta=\frac{\alpha}{1-\alpha}=\frac{0.96}{1-0.96}=24 \quad \therefore$ Base current, $\mathrm{I}_{\mathrm{B}}=\frac{J_{C}}{\beta}=\frac{0.625}{24}=\mathbf{0 . 0 2 6} \mathbf{~ m A}$
9. For the circuit shown in Fig., Draw the D.C. load line.

Solution: $V_{C E}=V_{C C}-I_{C} R_{C}$, When $I_{C}=0 \rightarrow V_{C E}=V_{C C}=\mathbf{1 2 . 5} \mathbf{V}$ This locates the point B of the load line on collector - emitter voltage axis. When $\mathrm{V}_{\mathrm{CE}}=0 \rightarrow \mathrm{I}_{\mathrm{C}}=\mathrm{V}_{\mathrm{CC}} / \mathrm{R}_{\mathrm{C}}=12.5 \mathrm{~V} / 2.5 \mathrm{k} \Omega=\mathbf{5 m A}$


This locates the point A of the load line on collector current axis.
By joining these two points, we get the D.C. load line AB.
10. In the circuit diagram shown in Fig. (i), if $V_{C C}=12 \mathrm{~V}$ and $R_{C}=6 \mathrm{~K} \Omega$, draw the d.c. load line. What will be the $\mathbf{Q}$ point if zero signal base current is $20 \mu \mathrm{~A}$ and $\beta=\mathbf{5 0}$ ?
Solution: The collector - emitter voltage $\mathrm{V}_{\mathrm{CE}}$ is given by: $\mathrm{V}_{\mathrm{CE}}=\mathrm{V}_{\mathrm{CC}}-\mathrm{I}_{\mathrm{C}} \mathrm{R}_{\mathrm{C}}$ When $I_{C}=0, V_{C E}=V_{C C}=\mathbf{1 2 V}$. This locates the point $B$ of the load line. When $\mathrm{V}_{\mathrm{CE}}=0, \mathrm{I}_{\mathrm{C}}=\mathrm{V}_{\mathrm{CC}} / \mathrm{R}_{\mathrm{C}}=12 \mathrm{~V} / 6 \mathrm{k} \Omega=\mathbf{2} \mathbf{m A}$. This locates the
 point A of Load Line. By joining these two points, load line AB is constructed.

Zero signal base current, $\mathrm{I}_{\mathrm{B}}=20 \mu \mathrm{~A}=0.02 \mathrm{~mA}$ Current amplification factor, $\beta=50$ $\therefore \quad$ Zero signal collector current, $\mathrm{I}_{\mathrm{C}}=\beta \mathrm{I}_{\mathrm{B}}=50 \times 0.02=\mathbf{1} \mathbf{~ m A}$ Zero signal collector - emitter voltage is $\mathrm{V}_{\mathrm{CE}}=\mathrm{V}_{\mathrm{CC}}-\mathrm{I}_{\mathrm{C}} \mathrm{R}_{\mathrm{C}}=12-1 \mathrm{~mA} \times 6 \mathrm{k} \Omega=\mathbf{6 V}$.
$\therefore \quad$ Operating point is $6 \mathrm{~V}, 1 \mathrm{~mA}$
Fig. (ii) Shows the Q point. Its co-ordinate are $\mathrm{I}_{\mathrm{C}}=1 \mathrm{~mA}$ and $\mathrm{V}_{\mathrm{CE}}=6 \mathrm{~V}$.
11. Fig. Shows that a silicon transistor with $\beta=100$ is biased by Base resistor method. Draw D.C. the Load Line \& Determine Operating point.
Solution: $\mathrm{V}_{\mathrm{CC}}=6 \mathrm{~V}, \mathrm{R}_{\mathrm{B}}=530 \mathrm{k} \Omega, \mathrm{R}_{\mathrm{C}}=2 \mathrm{k} \Omega$
D.C. Load Line. Referring to Fig. (i), $\mathrm{V}_{\mathrm{CE}}=\mathrm{V}_{\mathrm{CC}}-\mathrm{I}_{\mathrm{C}} \mathrm{R}_{\mathrm{C}}$


When $\mathrm{I}_{\mathrm{C}}=0, \mathrm{~V}_{\mathrm{CE}}=\mathrm{V}_{\mathrm{CC}}=\mathbf{6 V}$. This locates the first point $\mathrm{B}(\mathrm{OB}=6 \mathrm{~V})$ of load line on collector - emitter voltage axis as shown in Fig. (ii). When $V_{C E}=0, I_{C}=V_{C C} / R_{C}=6 \mathrm{~V} / 2 \mathrm{k} \Omega=\mathbf{3} \mathbf{~ m A}$.

This locates the second point A $(\mathrm{OA}=3 \mathrm{~mA})$ of the load line on the collector current axis. By joining points A and B, D.C. Load Line AB is constructed.
Operating point $\mathbf{Q}$. as it is silicon transistor, therefore, $\mathrm{V}_{\mathrm{BE}}=0.7 \mathrm{~V}$.
Referring to Fig. (i), it is clear that:

$$
\mathrm{I}_{\mathrm{B}} \mathrm{R}_{\mathrm{B}}+\mathrm{V}_{\mathrm{BE}}=\mathrm{V}_{\mathrm{CC}}
$$

Or $\quad \mathrm{I}_{\mathrm{B}}=\frac{V_{G C}-V_{B E}}{R_{B}}=\frac{(6-0.7) \mathrm{V}}{530 \mathrm{k} \Omega}=10 \mu \mathrm{~A}$
$\therefore$ Collector current, $\mathrm{I}_{\mathrm{C}}=\beta \mathrm{I}_{\mathrm{B}}=100 \times 10=1000 \mu \mathrm{~A}=\mathbf{1 m A}$
Collector-emitter voltage, $\mathrm{V}_{\mathrm{CE}}=\mathrm{V}_{\mathrm{CC}}-\mathrm{I}_{\mathrm{C}} \mathrm{R}_{\mathrm{C}}=6-1 \mathrm{~mA} \times 2 \mathrm{k} \Omega=6-2=\mathbf{4 V}$
$\therefore$ Operating point is $(4 \mathrm{~V}, 1 \mathrm{~mA}$.) Fig. (ii) Shows the operating point Q on the D.C. load line. Its co-ordinates are $\mathrm{I}_{\mathrm{C}}=1 \mathrm{~mA}$ and $\mathrm{V}_{\mathrm{CE}}=4 \mathrm{~V}$.


## 12. Fig. shows a silicon transistor biased by feedback resistor method. Determine the operating point. Given that $\beta=100$.

Solution: $\mathrm{V}_{\mathrm{CC}}=20 \mathrm{~V}, \mathrm{R}_{\mathrm{B}}=100 \mathrm{k} \Omega, \mathrm{R}_{\mathrm{C}}=1 \mathrm{k} \Omega$. Since it is silicon transistor, $\mathrm{V}_{\mathrm{BE}}=0.7 \mathrm{~V}$. Assuming $\mathrm{I}_{\mathrm{B}}$ to be in mA and using the relation,
$\mathrm{R}_{\mathrm{B}}=\frac{V_{C C}-V_{B E}-\beta I_{B} R_{C}}{I_{B}}$ Or $100 \times \mathrm{I}_{\mathrm{B}}=20-0.7-100 \times \mathrm{I}_{\mathrm{B}} \times 1 \rightarrow 200 \mathrm{I}_{\mathrm{B}}=19.3$
$\rightarrow \mathrm{I}_{\mathrm{B}}=\frac{19.3}{200}=0.096 \mathrm{~mA} \therefore \quad$ Collector current, $\mathrm{I}_{\mathrm{C}}=\beta \mathrm{I}_{\mathrm{B}}=100 \times 0.096=\mathbf{9 . 6} \mathbf{~ m A}$
Again $\mathrm{V}_{\mathrm{CE}}=\mathrm{V}_{\mathrm{CC}}-\mathrm{I}_{\mathrm{C}} \mathrm{R}_{\mathrm{C}}=20-9.6 \mathrm{~mA} \times 1 \mathrm{k} \Omega=\mathbf{1 0 . 4} \mathrm{V}$

$$
\therefore \quad \text { Q-Point is }(10.4 \mathrm{~V}, 9.6 \mathrm{~mA} .)
$$

## 13. Fig. shows the voltage divider bias method. Draw the D.C. Load Line and

 determine the operating point. Assume the transistor to be of silicon.Solution: D.C. Load Line. The collector-emitter voltage $\mathrm{V}_{\mathrm{CE}}$ is given by:

$$
\mathrm{V}_{\mathrm{CE}}=\mathrm{V}_{\mathrm{CC}}-\mathrm{I}_{\mathrm{C}}\left(\mathrm{R}_{\mathrm{C}}+\mathrm{R}_{\mathrm{E}}\right) \quad \text { When } \mathrm{I}_{\mathrm{C}}=0, \mathrm{~V}_{\mathrm{CE}}=\mathrm{V}_{\mathrm{CC}}=\mathbf{1 5} \mathrm{V}
$$

* This locates the first point $\mathrm{B}(\mathrm{OB}=15 \mathrm{~V})$ of the load line on the collector-emitter voltage axis. When $\mathrm{V}_{\mathrm{CE}}=0, \mathrm{I}_{\mathrm{C}}=\mathrm{V}_{\mathrm{CC}}\left(\mathrm{R}_{\mathrm{C}}+\mathrm{R}_{\mathrm{E}}\right)=15 \mathrm{~V} /(1+2) \mathrm{k} \Omega=\mathbf{5} \mathbf{~ m A}$
* This locates the second point $\mathrm{A}(\mathrm{OA}=5 \mathrm{~mA})$ of the load line on collector current axis. By joining points $A \& B$, the D.C. Load Line $A B$ is constructed as in Fig.
Operating Point: - For silicon Transistor, $\mathrm{V}_{\mathrm{BE}}=0.7 \mathrm{~V}$
Voltage across $5 \mathrm{k} \Omega$ is $\mathrm{V}_{2}=\left[\mathrm{V}_{\mathrm{Cd}}(10+5)\right] * 5$
Or $\mathrm{V}_{2}=(15 \times 5) /(10+5)=5 \mathrm{~V}$
Voltage drop across $R_{2}=\left(\frac{V_{C C}}{R_{1}+R_{2}}\right) R_{2}$
$\therefore$ Emitter current, $\mathrm{I}_{\mathrm{E}}=\left(\mathrm{V}_{2}-\mathrm{V}_{\mathrm{BE}}\right) / \mathrm{R}_{\mathrm{E}}=(5-0.7) / 2 \mathrm{k} \Omega=4.3 / 2 \mathrm{k} \Omega=2.15 \mathrm{~mA}$
$\therefore$ Collector current is $\mathrm{I}_{\mathrm{C}} \approx \mathrm{I}_{\mathrm{E}}=\mathbf{2 . 1 5} \mathbf{~ m A}$
Collector-Emitter volt, $\mathrm{V}_{\mathrm{CE}}=\mathrm{V}_{\mathrm{CC}}-\mathrm{I}_{\mathrm{C}}\left(\mathrm{R}_{\mathrm{C}}+\mathrm{R}_{\mathrm{E}}\right)=15-2.15 \mathrm{~mA} \times 3 \mathrm{k} \Omega=\mathbf{8 . 5 5 V}$
$\therefore$ Operating point is $(8.55 \mathrm{~V}, 2.15 \mathrm{~mA})$ is shown in Fig.



## * AMPLIFIER:-

The device which increases the strength of a weak signal is known as Amplifier. This can achieve by use of Transistor. It may be classified according to the number of stage of amplification, Such as:-

1) Single stage transistor amplifier.
2) Multi stage transistor amplifier.
$\checkmark$ Single Stage Transistor Amplifier: - When only one transistor with associated circuitry is used for amplifying a weak signal, the circuit is known as Single Stage Transistor Amplifier.
$\checkmark$ Multi stage Transistor Amplifier:-When a transistor circuit containing more than one stage of amplification is known as Multi stage Transistor Amplifier.

* SINGLE STAGE TRANSISTOR AMPLIFIER:-

A single stage transistor amplifier has one transistor, bias circuit and other auxiliary components.
When a weak A.C. signal is given to the base of transistor, a small base current starts flowing.
Due to transistor action, a much larger ( $\beta$ times the base current) current flows through the collector load $\mathrm{R}_{\mathrm{C}}$.
. As the value of $\mathrm{R}_{\mathrm{C}}$ is quite high (usually $4-10 \mathrm{k} \Omega$ ), therefore, a large voltage appears across $\mathrm{R}_{\mathrm{C}}$.
Thus, a weak signal applied in the base circuit appears in amplified form in the collector circuit.
2. It is in this way that a transistor acts as an amplifier.

* Graphical Demonstration of Transistor Amplifier:-

[Transistor as an Amplifier]

The function of transistor as an amplifier can also be explained graphically. The given Fig shows the output characteristics of a transistor in CE configuration.
Suppose the zero signal base current is $10 \mu \mathrm{~A}$ i.e. this is the base current for which the transistor is biased by the biasing network.
When an A.C. signal is applied to the base, it makes the base, say positive in the first half-cycle and negative in the second half cycle.
Therefore, the base and collector currents will increase in the first half-cycle when base-emitter junction is more forward-biased.
However, they will decrease in the second half-cycle when the
 base-emitter junction is less forward biased.
For example, consider a sinusoidal signal which increases or decreases the base current by $5 \mu \mathrm{~A}$ in the two half-cycles of the signal. It is clear that in the absence of signal, the base current is $10 \mu \mathrm{~A}$ and the collector current is 1 mA . However, when the signal is applied in the base circuit, the base current and hence collector current change continuously.
In the first half-cycle peak of the signal, the base current increases to $15 \mu \mathrm{~A}$ and the corresponding collector current is 1.5 mA . In the second half-cycle peak, the base current is reduced to $5 \mu \mathrm{~A}$ and the corresponding collector current is 0.5 mA .
For other values of the signal, the collector current is in between these values i.e. 1.5 mA and 0.5 mA . It is clear from above fig that $10 \mu \mathrm{~A}$ base current variation results in $1 \mathrm{~mA}(1,000 \mu \mathrm{~A})$ collector current variation i.e. by a factor of 100 .
This large change in collector current flows through collector resistance $\mathrm{R}_{\mathrm{C}}$. The result is that output signal is much larger than the input signal. Thus, the transistor has done amplification.

* MULTI STAGE TRANSISTOR AMPLIFIER:-

The output from a single stage amplifier is usually insufficient to drive an output device. In other words, the gain of a single amplifier is inadequate for practical purposes.
Consequently, additional amplification over two or three stages is necessary. To achieve this, the output of each amplifier stage is coupled in some way to the input of the next stage.
The resulting system is referred to as multistage amplifier.

A transistor circuit containing more than one stage of amplification is known as multistage transistor amplifier.
2. In a multistage amplifier, a number of single amplifiers are connected in cascade arrangement i.e. output of first stage is connected to the input of the second stage through a suitable coupling device and so on.
The purpose of coupling device (e.g. a capacitor, transformer etc.) is

- (i) to transfer A.C. output of one stage to the input of the next stage and
- (ii) to isolate the D.C. conditions of one stage from the next stage.

The name of the amplifier is usually given after the type of coupling used. e.g.


## * IMPORTANT TERMS:-

4 Gain: - The ratio of the output electrical quantity to the input one of the amplifier is called its gain.
The gain of a multistage amplifier is equal to the product of gains of individual stages.
For instance, if $G_{1}, G_{2}$ and $G_{3}$ are the individual voltage gains of a three-stage amplifier, then total voltage gain $G$ is given by: $G=G_{1} \times G_{2} \times G_{3}$

* Frequency response: - The curve between voltage gain and signal frequency of an amplifier is known as frequency response.
The gain of the amplifier increases as the frequency increases from zero till it becomes maximum at $\mathrm{f}_{\mathrm{r}}$, called resonant frequency.
4 Decibel gain: - Although the gain of an amplifier can be expressed as a number, yet great practical importance to assign it a unit.


The unit assigned is bel or decibel (db). The common logarithm (log to the base 10) of power gain is known as bel power gainpie, ${ }_{\text {ver gain }}=\log _{10} \frac{P_{\text {out }}}{P_{\text {in }}}$ bel
( $1 \mathrm{bel}=10 \mathrm{db}$.)

* Similarrly voltage gain and current gain may be defined as follows:-

$$
\begin{aligned}
& \text { Voltage gain in } d b=10 \log _{10} \frac{V_{\text {aut }}^{2} / R}{V_{\text {in }}^{2} / R}=20 \log _{10} \frac{V_{\text {out }}}{V_{\text {in }}} \\
& \text { Current gain in } d b=10 \log _{10} \frac{I_{\text {aut }}^{2} R}{I_{\text {in }}^{2} R}=20 \log _{10} \frac{I_{\text {out }}}{I_{\text {in }}}
\end{aligned}
$$

* Bandwidth: - The range of frequency over which the voltage gain is equal to or greater than $70.7 \%$ of the maximum gain is known as bandwidth.
From the fig. it is clear that for any frequency lying between $f_{1}$ and $f_{2}$, the gain is equal to or greater than $70.7 \%$ of the maximum gain.
Therefore, $f_{1}-f_{2}$ is the bandwidth. It may be seen that $f_{1}$ and $f_{2}$ are the limiting frequencies. The $f_{1}$ is called lower cut-off frequency and $f_{2}$ is known as upper cut-off frequency
* R-C COUPLED TRANSISTOR AMPLIFIER:-


This is the most popular type of coupling because it is cheap and provides excellent audio fidelity over a wide range of frequency. It is usually employed for voltage amplification.
Fig shows two stages of an RC coupled amplifier. A coupling capacitor $\mathrm{C}_{\mathrm{C}}$ is used to connect the output of first stage to the base (i.e. input) of the second stage and so on.
As the coupling from one stage to next is achieved by a coupling capacitor followed by a connection to a shunt resistor, therefore, such amplifiers are called Resistance-Capacitance coupled amplifiers.

The resistances $\mathrm{R}_{1}, \mathrm{R}_{2}$ and $\mathrm{R}_{\mathrm{E}}$ form the biasing and stabilization network. The emitter bypass capacitor offers low reactance path to the signal. Without it, the voltage gain of each stage would be lost.
The coupling capacitor $\mathrm{C}_{\mathrm{C}}$ transmits A.C. signal but blocks D.C. This prevents D.C. interference between various stages and the shifting of operating point.

[Circuit Diagram of RC Coupled Transistor Amplifier]
Operation: - When A.C. signal is applied to the base of the first transistor, it appears in the amplified form across its collector load $\mathrm{R}_{\mathrm{C}}$. The amplified signal developed across RC is given to base of next stage through coupling capacitor $\mathrm{C}_{\mathrm{C}}$. The second stage does further amplification of the signal. In this way, the cascaded (one after another) stages amplify the signal and the overall gain is considerably increased.

It may be mentioned here that total gain is less than the product of the gains of individual stages. It is because when a second stage is made to follow the first stage, the effective load resistance of first stage is reduced due to the shunting effect of the input resistance of second stage. This reduces the gain of the stage which is loaded by the next stage

## $\stackrel{4}{4}$ FREQUENCY RESPONSE:

2. Fig shows the frequency response of a typical RC coupled amplifier. It is clear that voltage gain drops off at low ( $<50 \mathrm{~Hz}$ ) and high ( $>20 \mathrm{kHz}$ ) frequencies whereas it is uniform over mid-frequency range ( 50 Hz to 20 kHz ). This behaviour of the amplifier is briefly explained below:-
(i) At low frequencies $(<50 \mathrm{~Hz})$ :- At this stage the reactance of coupling capacitor $\mathrm{C}_{\mathrm{C}}$ is quite high and hence very small part of signal will pass from one stage to the next stage. Moreover, $\mathrm{C}_{\mathrm{E}}$ cannot shunt the emitter resistance $\mathrm{R}_{\mathrm{E}}$ effectively because of its large reactance at low frequencies. These two factors cause a falling of voltage gain at low frequencies.
(ii) At high frequencies ( $>20 \mathrm{kHz}$ ):-At this stage the reactance of $C_{C}$ is very small and it behaves as a short circuit. These increases the loading effect of next stage and serves to reduce the voltage gain.
Moreover, at high frequency, capacitive reactance of baseemitter junction is low which increases the base current. This
 reduces the current amplification factor $\beta$. Due to these two reasons, the voltage gain drops off at high frequency.
[Frequency Response Curve of RC Coupled Amp]
(iii) At mid-frequencies $(50 \mathrm{~Hz}$ to 20 kHz ):- At this stage the voltage gain of the amplifier is constant. The effect of coupling capacitor in this frequency range is such so as to maintain a uniform voltage gain. Thus, as the frequency increases in this range, reactance of CC decreases which tends to increase the gain. However, at the same time, lower reactance means higher loading of first stage and hence lower gain. These two factors almost cancel each other, resulting in a uniform gain at mid-frequency.

Advantages:-
(i) It has excellent frequency response. The gain is constant over the audio frequency range which is the region of most importance for speech, music etc.
(ii) It has lower cost since it employs resistors and capacitors which are cheap.
(iii) The circuit is very compact as the modern resistors and capacitors are small and extremely light.

Disadvantages:-
(i) The RC coupled amplifiers have low voltage and power gain. It is because the low resistance presented by the input of each stage to the preceding stage decreases the effective load resistance ( $\mathrm{R}_{\mathrm{AC}}$ ) and hence the gain.
(ii) They have the tendency to become noisy with age, particularly in moist climates.
(iii) Impedance matching is poor. It is because the output impedance of RC coupled amplifier is several hundred ohms whereas the input impedance of a speaker is only a few ohms. Hence, little power will be transferred to the speaker.

## Applications:-

The RC coupled amplifiers have excellent audio fidelity over a wide range of frequency. Therefore, they are widely used as voltage amplifiers e.g. in the initial stages of public address system.
If other type of coupling (e.g. transformer coupling) is employed in the initial stages, this results in frequency distortion which may be amplified in next stages.
However, because of poor impedance matching, RC coupling is rarely used in the final stages.
$\checkmark$ Circuit diagram for Other Type of Coupling are given below:-

(Transformer Coupled Transistor Amplifier)

(Direct Coupled Transistor Amplifier)

## $>$ Comparison of Different Types of Coupling:-

| S. No | Particular | $R C$ coupling | Transformer coupling | Direct coupling |
| :---: | :--- | :--- | :---: | :---: |
| 1. | Frequency response | Excellent in the audio <br> frequency range | Poor | Best |
| 2. | Cost | Less | More | Least |
| 3. | Space and weight | Less | More | Least |
| 4. | Impedance matching | Not good | Excellent | Good |
| 5. | Use | For voltage <br> amplification | For power amplification | For amplifiying <br> extremely low <br> frequencies |

## * PHOTO TRANSISTOR: -

2 It is light sensitive Transistor and is similar to an ordinary BJT except that it has no connection to the base terminal. Its operation is based on the photo diode that exits at CB junction.
2 Instead of the base current, the input to the transistor is provided in the form of light as shown in symbol.
2. Silicon NPNs are mostly used as photo Transistor. The device is usually is packed in a TO-type can with a lens on top although it is sometimes encapsulated in clear plastic.
When there is no incident light on the CB junction, there is a small thermally generated collector-toemitter leakage current $\mathrm{I}_{\text {CEO }}$ which, in this case is called dark current and is in the nA range.
When light is incident on the CB junction, a base current $\mathrm{I}_{\lambda}$ is produced which is directly proportional to the light intensity. Hence, collector current $\mathrm{I}_{\mathrm{C}}=\beta \mathrm{I}_{\lambda}$.
Typical collector characteristic curve of a photo transistor are shown in fig. each individual curves corresponds to a certain value of light intensity expressed in $\mathrm{mW} / \mathrm{cm}^{2}$. As seen $\mathrm{I}_{\mathrm{C}}$ increases with light intensity.
2. The phototransistor has applications similar to those of a photo diode. Their main differences are in the current and response time. The photo transistor has the advantages of greater sensitivity and current capacity than photo diodes.
. However, photo diodes are faster of the two, switching in less than a nanosecond.


## * PHOTO DARLINGTON: -

As shown in fig. a Photo Darlington consists of a photo transistor in a Darlington arrangement with a common transistor.


A dark operated relay circuit i.e. one in which relay is deenergized when light falls on the photo transistor.
2. Such relays are used in many applications such as
(i) Automatic door activators
(ii) Process Counters
(iii) Various alarm systems for smoke or interference detection.

## * INTRODUCTION:-

$>$ A practical amplifier always consists of a number of stages that amplify a weak signal until sufficient power is available to operate a loudspeaker or other output device.
$>$ The first few stages in this multistage amplifier have the function of only voltage amplification. However, last stage is designed to provide maximum power. This final stage is known as power stage.


* Transistor Audio Power Amplifier: -
$>$ A transistor amplifier which raises the power level of the signals having audio frequency range is known as transistor Audio Power Amplifier. Generally last stage of a multistage amplifier is the power stage.
$>$ The power amplifier differs from all the previous stages in that here a concentrated effort is made to obtain maximum output power.
$>$ A transistor that is suitable for power amplification is generally called a power transistor.
* DIFFERENCE BETWEEN VOLTAGE AND POWER AMPLIFIERS
$>$ The difference between the two types is really one of degree; it is a question of how much voltage and how much power.
$>$ A voltage amplifier is designed to achieve maximum voltage amplification. It is, however, not important to raise the power level.
$>$ On the other hand, a power amplifier is designed to obtain maximum output power.

1) Voltage Amplifier. The voltage gain of an amplifier is given by: $\quad \mathbf{A}_{\mathbf{v}}=\boldsymbol{\beta} \times \frac{R_{c}}{R_{\text {in }}}$
$>$ In order to achieve high voltage amplification, the following features are incorporated in such amplifiers:

* The transistor with high $\beta(>100)$ is used in the circuit. i.e. Transistors are employed having thin base.
* The input resistance $\mathrm{R}_{\text {in }}$ of transistor is sought to be quite low as compared to the collector load $\mathrm{R}_{\mathrm{C}}$.
* A relatively high load $\mathrm{R}_{\mathrm{C}}$ is used in the collector. To permit this condition, voltage amplifiers are always operated at low collector currents $(\approx \mathrm{mA})$. If the collector current is small, we can use large $\mathrm{R}_{\mathrm{C}}$ in the collector circuit

2) Power Amplifier. A power amplifier is required to deliver a large amount of power and as such it has to handle large current.
> In order to achieve high power amplification, the following features are incorporated in such amplifiers:

* The size of power transistor is made considerably larger in order to dissipate the heat produced in the transistor during operation.
* The base is made thicker to handle large currents. In other words, transistors with comparatively smaller $\beta$ are used.
\& Transformer coupling is used for impedance matching.
The comparison between voltage and power amplifiers is given below in the tabular form :

| S. No. | Particular | Voltage amplifier | Power amplifier |
| :---: | :--- | :--- | :--- |
| 1. | $\beta$ | High $(>100)$ | low $(5$ to 20$)$ |
| 2. | $R_{C}$ | High $(4-10 \mathrm{k} \Omega)$ | low $(5$ to $20 \Omega)$ |
| 3. | Coupling | usually $R-C$ coupling | Invariably transformer coupling |
| 4. | Input voltage | low $(\operatorname{la}$ few mV$)$ | High $(2-4 \mathrm{~V})$ |
| 5. | Collector current | low $(\simeq 1 \mathrm{~mA})$ | High $(>100 \mathrm{~mA})$ |
| 6. | Power output | low | high |
| 7. | Output impedance | High $(\simeq 12 \mathrm{k} \Omega)$ | low $(200 \Omega)$ |

## * PERFORMANCE QUANTITIES OF POWER AMPLIFIERS

$>$ The prime objective for a power amplifier is to obtain maximum output power. Since a transistor, like any other electronic device has voltage, current and power dissipation limits, therefore, the criteria for a power amplifier are : Collector Efficiency, Distortion \& Power Dissipation Capability
$\$$ Collector efficiency.
$>$ The main criterion for a power amplifier is not the power gain rather it is the maximum a.c. power output. Now, an amplifier converts d.c. power from supply into a.c. power output.
$>$ Therefore, the ability of a power amplifier to convert d.c. power from supply into a.c. output power is a measure of its effectiveness. This is known as collector efficiency and may be defined as under :

* The ratio of a.c. output power to the zero signal power (i.e. d.c. power) supplied by the battery of a power amplifier is known as collector efficiency.
4 Distortion. The change of output wave shape from input wave shape of amplifier is called Distortion.
* Power Dissipation Capability. The ability of a power transistor to dissipate heat is known as power dissipation capability.


## * CLASSIFICATION OF POWER AMPLIFIERS

$>$ Transistor power amplifiers handle large signals. Many of them are driven by the input large signal that collector current is either cut-off or is in the saturation region during a large portion of the input cycle.

- Therefore, such amplifiers are generally classified according to their mode of operation i.e. the portion of the input cycle during which the collector current is expected to flow. On this basis, they are classified as
(i) Class A power amplifier (ii) Class B power amplifier (iii) Class C power amplifier
* CLASS A POWER AMPLIFIER. If the collector current flows at all times during the full cycle of the signal, the power amplifier is known as class A power amplifier.

$>$ The power amplifier must be biased in such a way that no part of the signal is cut off. Fig (i) shows circuit of class A power amplifier. Note that collector has a transformer as the load which is most common for all classes of power amplifiers.
$>$ The use of transformer permits impedance matching, resulting in the transference of maximum power to the load e.g. loudspeaker. Fig (ii) shows the class A operation in terms of a.c. load line.
> The operating point Q is so selected that collector current flows at all times throughout the full cycle of the applied signal. As the output wave shape is exactly similar to the input wave shape, therefore, such amplifiers have least distortion.
$>$ However, they have the disadvantage of low power output and low collector efficiency (about $35 \%$ ).
$\pm$ CLASS B POWER AMPLIFIER: - If the collector current flows only during the positive half-cycle of the input signal, it is called a class $B$ power amplifier.
$>$ In class B operation, the transistor bias is so adjusted that zero signal collector current is zero i.e. no biasing circuit is needed at all.
- During the positive half-cycle of the signal, the input circuit is forward biased and hence collector current flows. However, during the negative half-cycle of the signal, the input circuit is reverse biased and no collector current flows.
$>$ Fig. shows the class B operation in terms of a.c. load line.
$>$ The operating point Q shall be located at collector cut off voltage.
> It is easy to see that output from a class B amplifier is amplified half-wave rectification.
$>$ In a class B amplifier, the negative half-cycle of the signal is cut off and hence a severe distortion occurs.
> However, class B amplifiers provide higher power output and collector efficiency ( $50-60 \%$ ).
$>$ Such amplifiers are mostly used for power amplification in pushpull arrangement.

$>$ In such an arrangement, 2 transistors are used in class B operation. One transistor amplifies the positive half cycle of the signal while the other amplifies the negative half-cycle.
* CLASS C POWER AMPLIFIER. If the collector current flows for less than half-cycle of the input signal, it is called class $C$ power amplifier.
$>$ In class C amplifier, the base is given some negative bias so that collector current does not flow just when the positive half-cycle of the signal starts.
$>$ Such amplifiers are never used for power amplification. However, they are used as tuned amplifiers i.e. to amplify a narrow band of requencies near the resonant frequency.
* EXPRESSION FOR COLLECTOR EFFICIENCY
$>$ For comparing power amplifiers, collector efficiency is the main criterion. The greater the collector efficiency, the better is the power amplifier.
$>\quad$ Now, Collector Efficiency, $\boldsymbol{\eta}=\frac{\text { a.c. power output }}{\text { d.c. power input }}=\frac{\boldsymbol{p}_{0}}{P_{d t}}$
$>$ Where $\mathrm{P}_{\mathrm{dc}}=\mathrm{V}_{\mathrm{CC}} \mathrm{I}_{\mathrm{C}} \& \mathrm{P}_{\mathrm{O}}=\mathrm{V}_{\mathrm{CE}} \mathrm{I}_{\mathrm{C}}$ in which $\mathrm{V}_{\mathrm{CE}}$ is the r.m.s. value of signal output voltage and $\mathrm{I}_{\mathrm{c}}$ is the r.m.s. value of output signal current.
$>$ In terms of peak-to-peak values, the a.c. power output can be expressed as:

$$
\begin{aligned}
\mathrm{P}_{\mathrm{o}} & =\left[(0.5 \times 0.707) \mathrm{V}_{\mathrm{ce}(\mathrm{p}-\mathrm{p})}\right]\left[(0.5 \times 0.707) \mathrm{i}_{\mathrm{c}(\mathrm{p}-\mathrm{p})}\right]=\frac{v_{c c(p-p)} \times i_{c(p-p)}}{8}[\text { As }, 0.5 \times 0.707 \times 0.5 \times 0.707=0.125=\mathbf{1 / 8}] \\
& \therefore \quad \text { Collector } \boldsymbol{\eta}=\frac{V_{c e p p-p)} \times i_{c(p-p)}}{8 V_{c r} I_{c}}
\end{aligned}
$$

4 MAXIMUM COLLECTOR EFFICIENCY OF SERIES-FED CLASS A AMPLIFIER : -
$>$ Fig (i) shows a series fed class A amplifier. This circuit is seldom used for power amplification due to its poor collector efficiency.
> Nevertheless, it will help the reader to understand the class A operation. The d.c. load line of the circuit is shown in Fig. (ii).
$>$ When an ac signal is applied to the amplifier, the output current and voltage will vary about the operating point Q .
$>$ In order to achieve the maximum symmetrical swing of current and voltage (to achieve maximum output power), the Q point should be located at the centre of the dc load line.
$>$ In that case, operating point is $\mathrm{I}_{\mathrm{C}}=\mathrm{V}_{\mathrm{CC}} / 2 \mathrm{R}_{\mathrm{C}}$ and $\mathrm{V}_{\mathrm{CE}}=\mathrm{V}_{\mathrm{CC}} / 2$.

Maximum $\mathrm{V}_{\mathrm{ce}(\mathrm{p}-\mathrm{p})}=\mathrm{V}_{\mathrm{CC}} \quad$ Maximum $\mathrm{i}_{\mathrm{c}(\mathrm{p}-\mathrm{p})}=\mathrm{V}_{\mathrm{CC}} / \mathrm{R}_{\mathrm{C}}$
Max. a.c. output power, $\mathrm{P}_{\mathrm{o}(\text { max })}=\frac{V_{c s(p-p)} \times i_{c(p-p)}}{8}=\frac{V_{c c} \times V_{c c} / R_{C}}{\varepsilon}=\frac{v_{c c}^{2}}{8 R_{C}}$
D.C. power supplied, $\mathrm{P}_{\mathrm{dc}}=\mathrm{V}_{\mathrm{CC}} \mathrm{I}_{\mathrm{C}}=\mathrm{V}_{\mathrm{CC}}\left(\frac{V_{C C}}{2 R_{c}}\right)=\frac{V_{C C}^{2}}{2 R_{C}}$

- Maximum collector $\eta=\frac{P_{0}(\max )}{P_{d i}} \times 100=\frac{V_{C C}^{2} / 8 R_{C}}{V_{C C}^{2} / 2 R_{C}} \times 100=\mathbf{2 5 \%}$
- Thus the maximum collector efficiency of a class A series-fed amplifier is $25 \%$.
$>$ In actual practice, collector efficiency is far less than this value.

* Maximum Collector Efficiency Of Transformer Coupled Class A Power Amplifier : -
- In class A power amplifier, the load can be either connected directly in the collector or it can be transformer coupled.
- But Transformer coupled method is often preferred for two main reasons. First, transformer coupling permits impedance matching. Secondly it keeps the d.c. power loss small because of the small resistance of the transformer primary winding.
$>$ Fig(i) shows a transformer coupled class A power amplifier.
$>$ In order to determine maximum collector efficiency, refer to the output characteristics shown in Fig (ii).
$>$ Under zero signal conditions, the effective resistance in the collector circuit is that of primary winding of Transformer.
$>$ The primary resistance has a very small value and is assumed zero. Therefore, d.c. load line is a vertical line
 rising from $\mathrm{V}_{\mathrm{CC}}$ as shown in Fig. (ii).
- When signal is applied, the collector current will vary about the operating point Q .
> In order to get maximum a.c. power output (Hence maximum collector $\eta$ ), the peak value of collector current due to signal alone should be equal to the zero signal collector current $\mathrm{I}_{\mathrm{C}}$.
$>$ In terms of a.c. load line, the operating point Q should be located at the centre of a.c. load line.
$>$ During the peak of the positive half-cycle of the signal, the total collector current is $2 \mathrm{I}_{\mathrm{C}}$ and $\mathrm{v}_{\mathrm{ce}}=0$. During the negative peak of the signal, the collector current is zero and $\mathrm{v}_{\mathrm{ce}}=2 \mathrm{~V}_{\mathrm{CC}}$.
$\therefore$ Peak-to-peak collector-emitter voltage is

$$
\mathrm{V}_{\mathrm{ce}(\mathrm{p}-\mathrm{p})}=2 \mathrm{~V}_{\mathrm{CC}}
$$



Peak-to-peak collector current, $\mathrm{i}_{\mathrm{c}(\mathrm{p}-\mathrm{p})}=2 \mathrm{I}_{\mathrm{C}}=\frac{\left.V_{c s(p},-\mathrm{p}\right)}{R_{L}^{\prime}}=\frac{2 V_{c c}}{R_{L}^{\prime}}$
Where $\mathrm{R}_{\mathrm{L}}^{\prime}$ is the reflected value of load $\mathrm{R}_{\mathrm{L}}$ and appears in primary of the transformer.
$>$ If $\mathrm{n}\left(=\mathrm{N}_{\mathrm{p}} / \mathrm{N}_{\mathrm{s}}\right)$ is the turn ratio of the transformer, then, $\mathrm{R}_{\mathrm{L}}^{\prime}=\mathrm{n}^{2} \mathrm{R}_{\mathrm{L}}$.
$>$ d.c. power input, $\mathrm{P}_{\mathrm{dc}}=\mathrm{V}_{\mathrm{CC}} \mathrm{I}_{\mathrm{C}}=\mathrm{I}^{2}{ }_{\mathrm{C}} \mathrm{R}_{\mathrm{L}}$

$$
\left(\because \quad \mathrm{V}_{\mathrm{CC}}=\mathrm{I}_{\mathrm{C}} \mathrm{R}_{\mathrm{L}}^{\prime}\right)
$$

$>$ Max. a.c. output power, $\mathrm{P}_{\mathrm{o}(\max )}=\frac{V_{c s(p-p)} \times i_{c(p-p)}}{\varepsilon}=\frac{2 V_{c C} \times 2 l_{C}}{8}=\frac{1}{2} \mathrm{~V}_{\mathrm{CC}} \mathrm{I}_{\mathrm{C}}=\frac{1}{2} \mathrm{I}^{2}{ }_{C} \mathrm{R}_{\mathrm{L}}^{\prime} \ldots(\mathrm{i})\left(\because \mathrm{V}_{\mathrm{CC}}=\mathrm{I}_{\mathrm{C}} \mathrm{R}_{\mathrm{L}}{ }_{\mathrm{L}}\right)$

$$
\therefore \quad \text { Max. Collector } \eta=\frac{p_{0} \text { max }}{P_{d c}} \times 100=\frac{\left(\frac{1}{2}\right) t c_{c}^{2} R_{L}^{\prime}}{I_{C}^{2} R_{L}^{\prime}} \times 100=\mathbf{5 0 \%}
$$

+ IMPORTANT POINTS ABOUT CLASS-A POWER AMPLIFIER : -
$>$ (i) A Transformer coupled class A power amplifier has a maximum collector efficiency of $50 \%$ i.e., maximum of $50 \%$ d.c. supply power is converted into a.c. power output.
$>$ In practice, the efficiency of such an amplifier is less than $50 \%$ (about $35 \%$ ) due to power losses in the output transformer, power dissipation in the transistor etc.
> (ii) The power dissipated by a transistor is given by : $\mathrm{P}_{\mathrm{dis}}=\mathrm{P}_{\mathrm{dc}}-\mathrm{P}_{\mathrm{ac}}$
Where $\quad \mathrm{Pdc}=$ available d.c. power $\quad \& \quad \mathrm{P}_{\mathrm{ac}}=$ available a.c. power
$>$ So, In class A operation, Transistor must dissipate less heat when signal is applied therefore runs cooler.
$>$ (iii) When no signal is applied to a class A power amplifier, $\mathrm{P}_{\mathrm{ac}}=0 . \therefore \mathrm{P}_{\mathrm{dis}}=\mathrm{Pdc}$
$>$ Thus in class A operation, maximum power dissipation in the transistor occurs under zero signal conditions.
$>$ Therefore, the power dissipation capability of a power transistor (for class A operation) must be at least equal to the zero signal rating.
$>$ (iv) When a class A power amplifier used in final stage, it is called single ended class A power amplifier.


## PUSH-PULL AMPLIFIER : -


$>$ The push-pull amplifier is a power amplifier and is frequently employed in the output stages of electronic circuits. It is used whenever high output power at high efficiency is required. Fig. shows the circuit of a push-pull amplifier.
$>$ Two transistors $\mathrm{T}_{\mathrm{r} 1}$ and $\mathrm{T}_{\mathrm{r} 2}$ placed back to back are employed. Both transistors are operated in class B operation i.e. collector current is nearly zero in the absence of the signal.
$>$ The centre tapped secondary of driver transformer $\mathrm{T}_{1}$ supplies equal and opposite voltages to the base circuits of two transistors. The output transformer $T_{2}$ has the centre-tapped primary winding. The supply voltage $\mathrm{V}_{\mathrm{CC}}$ is connected between the bases and this centre tap.
$>$ The loudspeaker is connected across the secondary of this transformer.
$\pm$ CIRCUIT OPERATION.
$>$ The input signal appears across the secondary AB of driver transformer. Suppose during the first halfcycle (marked 1) of the signal, end A becomes positive and end B negative.
$>$ This will make the base-emitter junction of $\mathrm{T}_{\mathrm{r} 1}$ reverse biased and that of $\mathrm{T}_{\mathrm{r} 2}$ forward biased. The circuit will conduct current due to $\mathrm{T}_{\mathrm{r} 2}$ only and is shown by solid arrows.
$>$ Therefore, this half-cycle of the signal is amplified by $\mathrm{T}_{\mathrm{r} 2}$ and appears in the lower half of the primary of output transformer. In the next half cycle of the signal, $\mathrm{T}_{\mathrm{r} 1}$ is forward biased whereas $\mathrm{T}_{\mathrm{r} 2}$ is reverse biased. Therefore, $\mathrm{T}_{\mathrm{r} 1}$ conducts and is shown by dotted arrows.
$>$ Consequently, this half-cycle of the signal is amplified by $\mathrm{T}_{\mathrm{r} 1}$ and appears in the upper half of the output transformer primary. The centre-tapped primary of the output transformer combines two collector currents to form a sine wave output in the secondary.
$>$ It may be noted here that push-pull arrangement also permits a maximum transfer of power to the Load through impedance matching. If $\mathrm{R}_{\mathrm{L}}$ is the resistance appearing across secondary of output transformer, then resistance $\mathrm{R}_{\mathrm{L}}$ of primary shall become:

$$
\mathbf{R}_{\mathbf{L}}^{\prime}=\left(\frac{2 N_{1}}{N_{2}}\right)^{2} \mathbf{R}_{\mathbf{L}}
$$

Where $\quad N_{1}=$ Number of turns between either end of primary winding and centre-tap $\mathrm{N}_{2}=$ Number of secondary turns

## ADVANTAGES

1) The efficiency of the circuit is quite high ( $\approx 75 \%$ ) due to class B operation.
2) A high a.c. output power is obtained.

4 DISADVANTAGES

1) Two transistors have to be used.
2) It requires two equal and opposite voltages at the input. Therefore, push-pull circuit requires the use of driver stage to furnish these signals.
3) If the parameters of the two transistors are not the same, there will be unequal amplification of the two halves of the signal.
4) The circuit gives more distortion.
5) Transformers used are bulky and expensive.

## + MAXIMUM EFFICIENCY FOR CLASS B POWER AMPLIFIER

> We have already seen that a push-pull circuit uses two transistors working in class B operation. For class B operation, the Q-point is located at cut-off on both d.c. and a.c. load lines.
> For maximum signal operation, the two transistors in class B amplifier are alternately driven from cut-off to saturation. This is shown in Fig. (i). It is clear that a.c. output voltage has a peak value of $\mathrm{V}_{\mathrm{CE}}$ and a.c. output current has a peak value of $\mathrm{I}_{\mathrm{C}(\mathrm{sat)})}$.

$>$ The same information is also conveyed through the a.c. load line for the circuit [See Fig. (ii)].
$\therefore \quad$ Peak a.c. output voltage $=\mathrm{V}_{\mathrm{CE}}$
Peak a.c. output current $=\mathrm{I}_{\mathrm{C}(\text { sat })}=\frac{V_{C E}}{R_{L}}=\frac{V_{C C}}{2 R_{Z}} \quad\left(\because \mathrm{~V}_{\mathrm{CE}}=\frac{V_{C C}}{2}\right)$
$>$ Maximum average a.c. output power $\mathrm{P}_{\mathrm{o}(\max )}$ is the Product of r.m.s. values of a.c. output voltage and a.c. output current

$$
\begin{aligned}
& =\frac{V_{C E}}{\sqrt{2}} \times \frac{I_{C \text { satt }}}{\sqrt{2}}=\frac{V_{C E} I_{C(\text { sat })}}{2}=\frac{V_{C C}}{2} \times \frac{I_{C(\text { sat } t)}}{2}=\frac{V_{C C} I_{C(\text { sat })}}{4}\left(\because \mathrm{~V}_{\mathrm{CE}}=\frac{V_{C C}}{2}\right) \\
& \therefore \quad \mathbf{P}_{\mathbf{o ( m a x )}}=\mathbf{0 . 2 5} \mathbf{V}_{\mathbf{C C}} \mathbf{I}_{\mathbf{C}(\text { sat })}
\end{aligned}
$$

$>$ The input d.c. power from the supply $\mathrm{V}_{\mathrm{CC}}$ is $\quad \mathbf{P}_{\mathbf{d c}}=\mathbf{V}_{\mathbf{C C}} \mathbf{I}_{\mathbf{d c}}$
 Where $\mathrm{I}_{\mathrm{dc}}$ is the average current drawn from the supply $\mathrm{V}_{\mathrm{CC}}$.
Since the transistor is on for alternating half cycles, it effectively acts as a half-wave rectifier.

$$
\begin{array}{ll}
\therefore & \mathrm{I}_{\mathrm{dc}}=\frac{I_{C_{(s a t)}}}{\pi} \quad \rightarrow \quad \mathrm{P}_{\mathrm{dc}}=\frac{V_{C E} I_{C_{(\text {sat })}}}{\pi} \\
\therefore & \text { Max. Collector } \eta=\frac{p_{c(\max )}}{P_{d c}}=\frac{0.25 v_{C C} I_{C(\text { sat) }}}{\left(V_{C C} I_{C(s a t)}\right) / \pi} \times 100=0.25 \pi \times 100=\mathbf{7 8 . 5} \%
\end{array}
$$

$>$ Thus the maximum collector efficiency of class B power amplifier is $78.5 \%$. Recall that maximum collector efficiency for class A transformer coupled amplifier is $50 \%$.

## * COMPLEMENTARY-SYMMETRY AMPLIFIER

> By complementary symmetry is meant a principle of assembling push-pull class B amplifier without requiring centre-tapped transformers at the input and output stages.
$>$ Fig. shows the transistor push-pull amplifier using complementary symmetry. It employs one npn and one pnp transistor and requires no centre-tapped transformers.
$>$ The circuit action is as follows. During the positive-half of the input signal, transistor $\mathrm{T}_{1}$ (the npn transistor) conducts current while $\mathrm{T}_{2}$ (the pnp transistor) is cutoff.
$>$ During the negative half-cycle of the signal, $\mathrm{T}_{2}$ conducts while $\mathrm{T}_{1}$ is cut off. In this way, npn transistor amplifies the positive half-cycles of the signal while the pnp transistor amplifies the negative half-cycles of the signal.

$>$ Note that we generally use an output transformer (not centre-tapped) for impedance matching.

* Advantages: - (1) This circuit does not require transformer. This saves on weight and cost.
(2) Equal and opposite input signal voltages are not required.

Disadvantages:- (1) It is difficult to get a pair of transistors (npn \& pnp) having similar characteristics.
(2) We require both positive and negative supply voltages.

## HEAT SINK: -

> As power transistors handle large currents, they always heat up during operation. Since transistor is a temperature dependent device, the heat must be dissipated to the surroundings to keep the temperature within allowed limits.

- Usually transistor is fixed on Aluminum metal sheet so that additional heat is transferred to the Al sheet.
- The metal sheet that serves to dissipate the additional heat from power transistor is known as Heat Sink.


# [CHAPTER-4] <br> [FIELD EFFECT TRANSISTOR (FET)] 

* INTRODUCTION: -
$>$ In the previous chapters, we have discussed the circuit applications of an ordinary transistor. In this type of transistor, both holes and electrons play part in the conduction process. For this reason, it is sometimes called a Bipolar Transistor.
$>$ The ordinary or bipolar transistor has two principal disadvantages. First, it has low input impedance because of forward biased emitter junction. Secondly, it has considerable noise level.
$>$ Although low input impedance problem may be improved by careful design and use of more than one transistor, yet it is difficult to achieve input impedance more than a few mega ohms.
$>$ The field effect transistor (FET) has, by virtue of its construction and biasing, large input impedance which may be more than 100 mega ohms.
$>$ The FET is generally much less noisy than the ordinary or bipolar transistor. The rapidly expanding FET market has led many semiconductor marketing managers to believe that this device will soon become the most important electronic device, primarily because of its integrated-circuit applications.
* CLASSIFICATION OF FIELD EFFECT TRANSISTORS: -

* Other types of C-MOS also There Such as: -CMOS, VMOS, LDMOS etc.

DIFFERENTIATION BETWEEN BJT \& FET : -

| FET |  | BJT |  |
| :--- | :--- | :--- | :--- |
| $\boldsymbol{x}$ | It means Field Effect Transistor | $\mathbf{x}$ | Means Bipolar Junction Transistor |
| $\boldsymbol{x}$ | Its three terminals are Source, Gate \& Drain | $\mathbf{x}$ | Its terminals are Emitter, Base \& Collector. |
| $\boldsymbol{x}$ | It is Unipolar devices i.e. Current in the device <br> is carried either by electrons or holes. | $\mathbf{x}$ | It is Bipolar devices i.e. Current in the device <br> is carried by both electrons and holes. |
| $\boldsymbol{x}$ | It is Voltage controlled device. i.e. Voltage at <br> the gate or drain terminal controls the amount <br> of current flowing through the devices. | $\boldsymbol{x}$ | It is Current controlled device. i.e. Base <br> Current controls the amount of collector <br> current flowing through the devices. |
| $\boldsymbol{x}$ | It has very High Input Resistance and Low <br> Output Resistance. | $\mathbf{x}$ | It has very Low Input Resistance and High <br> Output Resistance. |
| $\boldsymbol{x}$ | Low noisy operation | $\mathbf{x}$ | High noisy operation |
| $\boldsymbol{x}$ | It is Longer Life \& High Efficiency. | $\mathbf{x}$ | It is Shorter Life \& Low Efficiency. |
| $\boldsymbol{x}$ | It is much simpler to fabricate as IC and <br> occupies less space on IC. | $\mathbf{x}$ | It is comparatively difficult to fabricate as IC |
| and occupies more space on IC then FET. |  |  |  |

## * JUNCTION FIELD EFFECT TRANSISTOR (JFET) : -

$>$ A junction field effect transistor is a three terminal semiconductor device in which current conduction is by one type of carrier i.e., electrons or holes.
$>$ In a JFET, the current conduction is either by electrons or holes and is controlled by means of an electric field between the gate electrode and the conducting channel of the device.
$>$ The JFET has high input impedance and low noise level.

* CONSTRUCTIONAL DETAILS.
$>$ A JFET consists of a p-type or n-type silicon bar containing two pn junctions at the sides as shown in Fig.
$>$ The bar forms the conducting channel for the charge carriers. If the bar is of $n$-type, it is called $n$-channel JFET as shown in Fig (i) and if the bar is of p-type, it is called a p-channel JFET as shown in Fig (ii).
$>$ The two pn junctions forming diodes are connected internally \& a common terminal called gate is taken out.
$>$ Other terminals are source and drain taken out from the bar as shown. Thus a JFET has essentially three terminals viz., Gate (G), Source (S) \& Drain (D).


## * JFET POLARITIES: -

$>$ Fig (i) shows n-channel JFET polarities whereas Fig (ii) shows the p-channel JFET polarities.
$>$ Note that in each case, voltage between gate and source is such that the gate is reversing biased.
$>$ This is the normal way of JFET connection.
> The drain \& source terminals are interchangeable i.e., either end can be used as source and the other end as drain.

$>$ The following points may be noted:

* The input circuit (i.e. gate to source) of a JFET is reverse biased. This means that the device has high input impedance.
* The drain is so biased w.r.t. source that drain current $\mathrm{I}_{\mathrm{D}}$ flows from the source to drain.
* In all JFETs, source current $\mathrm{I}_{\mathrm{S}}$ is equal to the drain current i.e. $\mathrm{I}_{\mathrm{S}}=\mathrm{I}_{\mathrm{D}}$.


## * WORKING PRINCIPLE OF JFET:-

* Principle: - Fig. shows the circuit of $n$ channel JFET with normal polarities. Note that the gate is reverse biased.
> The two pn junctions at the sides form two depletion layers. The current conduction by charge carriers (i.e. free electrons in this case) is through the channel between the two
 depletion layers and out of the drain.
$>$ The width and hence resistance of this channel can be controlled by changing the input voltage $\mathrm{V}_{\mathrm{GS}}$.
$>$ The greater the reverse voltage $\mathrm{V}_{\mathrm{GS}}$, the wider will be the depletion layers and narrower will be the conducting channel. The narrower channel means greater resistance and hence source to drain current decreases. Reverse will happen should $\mathrm{V}_{\mathrm{GS}}$ decrease.
$>$ Thus JFET operates on the principle that width and hence resistance of the conducting channel can be varied by changing the reverse voltage $\mathrm{V}_{\mathrm{GS}}$.
$>$ In other words, the magnitude of drain current $\left(\mathrm{I}_{\mathrm{D}}\right)$ can be changed by altering $\mathrm{V}_{\mathrm{GS}}$.
\$ Working: - The working of JFET is as under :
> (i) When voltage $\mathrm{V}_{\mathrm{DS}}$ is applied between drain \& source terminals and voltage on the gate is zero [See the above Fig (i)], the two pn junctions at the sides of the bar establish depletion layers.
$>$ The electrons will flow from source to drain through a channel between the depletion layers.
$>$ The size of these layers determines width of the channel \& hence the current conduction through the bar.
$>$ (ii) When a reverse voltage $\mathrm{V}_{\mathrm{GS}}$ is applied between the gate and source [See Fig (ii)], the width of the depletion layers is increased.
$>$ This reduces the width of conducting channel, thereby increasing the resistance of n-type bar. Consequently, the current from source to drain is decreased.
$>$ On the other hand, if the reverse voltage on the gate is decreased, the width of the depletion layers also decreases. This increases the width of the conducting channel and hence source to drain current.
$>$ It is clear from the above discussion that current from source to drain can be controlled by the application of potential (i.e. electric field) on the gate.
$>$ For this reason, the device is called field effect transistor. It may be noted that a p-channel JFET operates in the same manner as an $n$-channel JFET except that channel current carriers will be the holes instead of electrons and the polarities of $\mathrm{V}_{\mathrm{GS}}$ and $\mathrm{V}_{\mathrm{DS}}$ are reversed.
* JFET AS AN AMPLIFIER :-
$>$ Fig shows JFET amplifier circuit. The weak signal is applied between gate and source and amplified output is obtained in the drain-source circuit. For the proper operation of JFET, the gate must be negative w.r.t. source i.e., input circuit should always be reverse biased.
$>$ This is achieved either by inserting a battery $\mathrm{V}_{\mathrm{GG}}$ in the gate circuit or by a circuit known as biasing circuit.

n-Channel JFET

p-Channel JFET
[Schematic Symbol of JFET]
$>$ In the present case, we are providing biasing by the battery $\mathrm{V}_{\mathrm{GG}}$. A small change in the reverse bias on the gate produces a large change in drain current.
$>$ This fact makes JFET capable of raising the strength of a weak signal. During the positive half of signal, the reverse bias on the gate decreases. This increases the channel width and hence the drain current.
$>$ During the negative half-cycle of the signal, the reverse voltage on the gate increases. Consequently, the drain current decreases.
$>$ The result is that a small change in voltage at the gate produces a large change in drain current.
$>$ These large variations in drain current produce large output across the load $\mathrm{R}_{\mathrm{L}}$. In this way, JFET acts as an amplifier
* OUTPUT CHARACTERISTICS OF JFET

$>$ The curve between drain current $\left(\mathrm{I}_{\mathrm{D}}\right)$ and drain-source voltage $\left(\mathrm{V}_{\mathrm{DS}}\right)$ of a JFET at constant gate source voltage $\left(\mathrm{V}_{\mathrm{GS}}\right)$ is known as output characteristics of JFET.
$>$ Fig shows circuit for determining output characteristics of JFET.
$>$ Keeping $\mathrm{V}_{\mathrm{GS}}$ fixed at some value, say 1 V , the drain source voltage is changed in steps.
$>$ Corresponding to each value of $\mathrm{V}_{\mathrm{DS}}$, the drain current $\mathrm{I}_{\mathrm{D}}$ is noted.
$>$ A plot of these values gives output characteristic of JFET at $\mathrm{V}_{\mathrm{GS}}=1 \mathrm{~V}$.

$>$ Repeating similar procedure, output characteristics at other gate-source voltages can be drawn. Fig. shows a family of output characteristics.
* The following points may be noted from the characteristics:
$>$ (i) At first, the drain current $\mathrm{I}_{\mathrm{D}}$ rises rapidly with drain-source voltage $\mathrm{V}_{\mathrm{DS}}$ but then becomes constant.
$>$ The drain-source voltage above which drain current becomes constant is known as pinch off voltage. Thus in Fig. OA is the pinch off voltage $V_{P}$.
$>$ (ii) After pinch off voltage, the channel width becomes so narrow that depletion layers almost touch each other.
$>$ The drain current passes through the small passage between these layers.
$>$ Thus increase in drain current is very small with $\mathrm{V}_{\mathrm{DS}}$ above pinch off voltage.
$>$ Consequently, drain current remains constant. The characteristics resemble that of a pentode valve.



## 4 SALIENT FEATURES OF JFET : -

> The following are some salient features of JFET:

* (i) A JFET is a three-terminal voltage-controlled semiconductor device i.e. input voltage controls the output characteristics of JFET.
* (ii) The JFET is always operated with gate-source pn junction reverse biased.
* (iii) In a JFET, the gate current is zero i.e. $\mathrm{I}_{\mathrm{G}}=0$ A. (iv) Since there is no gate current, $\mathrm{I}_{\mathrm{D}}=\mathrm{I}_{\mathrm{S}}$
* (v) The JFET must be operated between $\mathrm{V}_{\mathrm{GS}}$ and $\mathrm{V}_{\mathrm{GS}}$ (off). For this range of gate-to-source voltages, $I_{D}$ will vary from a maximum of $I_{D S S}$ to a minimum of almost zero.
* (vi) As two gates are the same potential, both depletion layers widen or narrow by an equal amount.
* (vii) The JFET is not subjected to thermal runaway when the temperature of the device increases.
* (viii) The drain current $\mathrm{I}_{\mathrm{D}}$ is controlled by changing the channel width.
* (ix) Since JFET has no gate current, there is no $\beta$ rating of the device. We can find drain current $\mathrm{I}_{\mathrm{D}}$

IMPORTANT TERMS : -


## 1. Shorted-Gate Drain Current ( $\mathrm{I}_{\mathrm{DSS}}$ ): -

$>$ It is the drain current with source short-circuited to gate (i.e. $\mathrm{V}_{\mathrm{GS}}=0$ ) and drain voltage $\left(\mathrm{V}_{\mathrm{DS}}\right)$ equal to pinch off voltage. It is sometimes called zero-bias current.

## 2. Pinch Off Voltage $\left(V_{P}\right)$ : -

$>$ It is the minimum drain-source voltage at which the drain current essentially becomes constant.
3. Gate-Source Cut Off Voltage $V_{G S}$ (off): -

It is the gate-source voltage where the channel is completely cut off and the drain current becomes zero.

* PARAMETERS OF JFET: -
$>$ Like vacuum tubes, a JFET has certain parameters which determine its performance in a circuit. The main parameters of JFET are: - (i) A.C. drain resistance (ii) Transconductance (iii) Amplification factor.
* (i) A.C. Drain Resistance ( $\mathbf{r}_{\mathrm{d}}$ ). Corresponding to the a.c. plate resistance, we have a.c. drain resistance in a JFET. It may be defined as follows :
$>$ It is the ratio of change in drain-source voltage $\left(\Delta \mathrm{V}_{\mathrm{DS}}\right)$ to the change in drain current $\left(\Delta \mathrm{I}_{\mathrm{D}}\right)$ at constant gate-source voltage i.e.

$$
\text { A.C. Drain Resistance, } \mathbf{r}_{\mathrm{d}}=\frac{\Delta V_{D S}}{\Delta I_{D}} \text { at constant } \mathbf{V}_{\mathbf{G S}}
$$

$>$ For instance, if a change in drain voltage of 2 V produces a change in drain current of 0.02 mA , then, a.c. drain resistance, $\mathrm{r}_{\mathrm{d}}=\frac{2 \mathrm{~V}}{0.02 \mathrm{~mA}}=100 \mathrm{k} \Omega$
$>$ Referring to the output characteristics of a JFET in Fig., it is clear that above the pinch off voltage, the change in $I_{D}$ is small for a change in $V_{D S}$ because the curve is almost flat.
$>$ Therefore, drain resistance of a JFET has a large value, ranging from $10 \mathrm{k} \Omega$ to $1 \mathrm{M} \Omega$.
\& (ii) Transconductance ( $\mathbf{g}_{\mathrm{fs}}$ ):-The control that the gate voltage has over the drain current is measured by transconductance $\mathrm{g}_{\mathrm{fs}} \&$ is similar to the transconductance $\mathrm{g}_{\mathrm{m}}$ of the tube. It may be defined as follows :
$>$ It is the ratio of change in drain current $\left(\Delta \mathrm{I}_{\mathrm{D}}\right)$ to the change in gate-source voltage $\left(\Delta \mathrm{V}_{\mathrm{GS}}\right)$ at constant drain-source voltage i.e.

$$
\text { Transconductance, } g_{f s}=\frac{\Delta I_{D}}{\Delta \mathrm{~V}_{\mathrm{GS}}} \text { at constant } V_{\mathrm{DS}}
$$

$>$ The transconductance of a JFET is usually expressed either in $\mathrm{mA} /$ volt or micro mho. As an example, if a change in gate voltage of 0.1 V causes a change in drain current of 0.3 mA , then, Transconductance,
$\rightarrow \mathrm{g}_{\mathrm{fs}}=\frac{0.3 \mathrm{~mA}}{0.1 \mathrm{~V}}=3 \mathrm{~mA} / \mathrm{V}=3 \times 10^{-3} \mathrm{~A} / \mathrm{V}$ or mho or S (Siemens) $=3 \times 10^{-3} \times 10^{6} \mu \mathrm{mho}=3000 \mu \mathrm{mho}$ (or $\mu \mathrm{S}$ )

* (iii) Amplification Factor $(\boldsymbol{\mu})$. It is the ratio of change in drain-source voltage $\left(\Delta V_{D S}\right)$ to the change in gate-source voltage $\left(\Delta \mathrm{V}_{\mathrm{GS}}\right)$ at constant drain current i.e.

$$
\text { Amplification Factor, } \mu=\frac{\Delta \mathrm{v}_{\mathrm{DS}}}{\Delta \mathrm{v}_{\mathrm{GS}}} \text { at constant } \mathrm{I}_{\mathrm{D}}
$$

$>$ Amplification factor of a JFET indicates how much more control the gate voltage has over drain current than has the drain voltage.
$>$ For instance, if the amplification factor of a JFET is 50 , it means that gate voltage is 50 times as effective as the drain voltage in controlling the drain current.

## * RELATION AMONG JFET PARAMETERS: -

$>$ The relationship among JFET parameters can be established as under :

$$
\text { We know } \quad \mu=\frac{\Delta v_{D S}}{\Delta v_{G S}}
$$

Multiplying the numerator and denominator on R.H.S. by $\Delta \mathrm{I}_{\mathrm{D}}$, we get,

$$
\mu=\frac{\Delta \mathrm{V}_{\mathrm{DS}}}{\Delta \mathrm{~V}_{\mathrm{GS}}} \times \frac{\Delta \mathrm{I}_{\mathrm{D}}}{\Delta \mathrm{I}_{\mathrm{D}}}=\frac{\Delta \mathrm{V}_{\mathrm{DS}}}{\Delta \mathrm{I}_{\mathrm{D}}} \times \frac{\Delta \mathrm{I}_{\mathrm{D}}}{\Delta \mathrm{~V}_{\mathrm{GS}}}
$$

$$
\boldsymbol{\mu}=\mathbf{r}_{\mathbf{d}} \times \mathbf{g}_{\mathrm{fs}}
$$

## Amplification Factor $=$ A.C. Drain Resistance $\times$ Transconductance

## * JFET BIASING: -

> For the proper operation of n-channel JFET, gate must be negative w.r.t. source. This can be achieved either by inserting a battery in the gate circuit or by a circuit known as biasing circuit.
$>$ The latter method is preferred because batteries are costly and require frequent replacement.

1. Bias battery: - In this method, JFET is biased by a bias battery $\mathrm{V}_{\mathrm{GG}}$. This battery ensures that gate is always negative w.r.t. source during all parts of the signal.
2. Biasing circuit: -The biasing circuit uses supply voltage $V_{D D}$ to provide the necessary bias. Two most commonly used methods are (i) Self-Bias (ii) Potential Divider Method.

* SELF-BIAS FOR JFET : -
$>$ Fig shows the self-bias method for n-channel JFET. The resistor RS is the bias resistor.
$>$ The d.c. component of drain current flowing through $\mathrm{R}_{\mathrm{S}}$ produces the desired bias voltage.

Voltage across $\mathrm{R}_{\mathrm{S}}, \mathrm{V}_{\mathrm{S}}=\mathrm{I}_{\mathrm{D}} \mathrm{R}_{\mathrm{S}}$
$>$ Since gate current is negligibly small, the gate terminal is at d.c. ground i.e., $\mathrm{V}_{\mathrm{G}}=0$.

$$
\therefore \quad \mathrm{V}_{\mathrm{GS}}=\mathrm{V}_{\mathrm{G}}-\mathrm{V}_{\mathrm{S}}=0-\mathrm{I}_{\mathrm{D}} \mathrm{R}_{\mathrm{S}} \quad \text { or } \quad \mathrm{V}_{\mathrm{GS}}=-\mathrm{I}_{\mathrm{D}} \mathrm{R}_{\mathrm{S}}
$$

$>$ Thus bias voltage $\mathrm{V}_{\mathrm{GS}}$ keeps gate negative w.r.t. source.

* Operating point: -
> The operating point (i.e., zero signals $\mathrm{I}_{\mathrm{D}} \& \mathrm{~V}_{\mathrm{DS}}$ ) can be easily
 determined. Since the parameters of the JFET are usually known, zero signal $\mathrm{I}_{\mathrm{D}}$ can be calculated from the following relation :

Also

$$
\begin{aligned}
& \mathbf{I}_{\mathbf{D}}=\mathbf{I}_{\mathrm{DSS}}\left(\mathbf{1}-\frac{\Delta V_{\mathrm{GS}}}{\Delta V_{\mathrm{CS}(\text { (ff) })}}\right)^{2} \\
& V_{D S}=V_{D D}-I_{D}\left(R_{D}+R_{S}\right)
\end{aligned}
$$

$>$ Thus d.c. conditions of JFET amplifier are fully specified i.e. operating point for the circuit is $\left(\mathrm{V}_{\mathrm{DS}}, \mathrm{I}_{\mathrm{D}}\right)$. Also,

$$
\mathbf{R}_{\mathrm{S}}=\frac{\left|\mathrm{V}_{\mathrm{GS}}\right|}{\left|\mathrm{I}_{\mathrm{D}}\right|}
$$

$>$ Note that gate resistor $\mathrm{R}_{\mathrm{G}}$ does not affect bias because voltage across it is zero.

* Midpoint Bias: - It is often desirable to bias a JFET near the midpoint of its transfer characteristic curve where $\mathrm{I}_{\mathrm{D}}=\mathrm{I}_{\mathrm{DSS}} / 2$. When signal is applied, the midpoint bias allows a maximum amount of drain current swing between $\mathrm{I}_{\mathrm{DSS}}$ and 0 .
$>$ It can be proved that when $\mathrm{V}_{\mathrm{GS}}=\mathrm{V}_{\mathrm{GS} \text { (off) }} / 3.4$, midpoint bias conditions are obtained for $\mathrm{I}_{\mathrm{D}}$.

$$
\mathrm{I}_{\mathrm{D}}=\mathrm{I}_{\mathrm{DSS}}\left(1-\frac{\Delta \mathrm{V}_{\mathrm{GS}}}{\Delta \mathrm{~V}_{\mathrm{GS}}(\mathrm{off})}\right)^{2}=\mathrm{I}_{\mathrm{DSS}}\left(1-\frac{\Delta \mathrm{V}_{\mathrm{GS}}(\mathrm{off}) / 3.4}{\Delta \mathrm{~V}_{\mathrm{GS}}(\mathrm{off})}\right)^{2}=0.5 \mathrm{I}_{\mathrm{DSS}}
$$

$>$ To set drain voltage at midpoint $\left(\mathrm{V}_{\mathrm{D}}=\mathrm{V}_{\mathrm{DD}} / 2\right)$, select a value of $\mathrm{R}_{\mathrm{D}}$ to produce the desired voltage drop.

## * JFET with Voltage-Divider Bias :-

> Fig shows potential divider method of biasing a JFET. This circuit is identical to that used for a transistor.
$>$ The resistors $\mathrm{R}_{1}$ and $\mathrm{R}_{2}$ form a voltage divider across drain supply $\mathrm{V}_{\mathrm{DD}}$. The voltage $V_{2}\left(=V_{G}\right)$ across $R_{2}$ provides the necessary bias.

$$
\mathrm{V}_{2}=\mathrm{V}_{\mathrm{G}}=\frac{V_{D D}}{R_{1}+R_{2}} \times \mathrm{R}_{2}
$$

Now $\quad \mathrm{V}_{2}=\mathrm{V}_{\mathrm{GS}}+\mathrm{I}_{\mathrm{D}} \mathrm{R}_{\mathrm{S}} \quad$ Or $\quad \mathbf{V}_{\mathbf{G S}}=\mathbf{V}_{\mathbf{2}}-\mathbf{I}_{\mathbf{D}} \mathbf{R}_{\mathbf{S}}$
$>$ The circuit is so designed that $\mathrm{I}_{\mathrm{D}} \mathrm{R}_{\mathrm{S}}$ is larger than $\mathrm{V}_{2}$ so that $\mathrm{V}_{\mathrm{GS}}$ is negative. This provides correct bias voltage. We can find the operating point as under:

$$
\mathrm{I}_{\mathrm{D}}=\frac{V_{2}-V_{\mathrm{GS}}}{R_{S}} \quad \text { and } \quad \mathrm{V}_{\mathrm{DS}}=\mathrm{V}_{\mathrm{DD}}-\mathrm{I}_{\mathrm{D}}\left(\mathrm{R}_{\mathrm{D}}+\mathrm{R}_{\mathrm{S}}\right)
$$


$>$ Although the circuit of voltage-divider bias is a bit complex, yet the advantage of this method of biasing is that it provides good stability of the operating point.
$>$ The input impedance $\mathrm{Z}_{\mathrm{i}}$ of this circuit is given by ; $\quad \mathrm{Z}_{\mathrm{i}}=\mathrm{R}_{1} \| \mathrm{R} 2$

* JFET Connections: -
$>$ There are three leads in a JFET viz., source, gate and drain terminals. However, when JFET is to be connected in a circuit, we require four terminals; two for the input and two for the output.
$>$ This difficulty is overcome by making one terminal of the JFET common to both input and output terminals. Accordingly, a JFET can be connected in a circuit in the following three ways:
* Common Source connection
\& Common Gate connection
* Common Drain connection
> The common source connection is the most widely used arrangement. It is because this connection provides high input impedance, good voltage gain and moderate output impedance.

$>$ However, the circuit produces a phase reversal i.e., output signal is $180^{\circ}$ out of phase with the input signal. Fig. shows a common source n-channel JFET amplifier.
$>$ Note that source terminal is common to both input and output.
+ JFET Applications : -
$>$ The high input impedance and low output impedance and low noise level make JFET far superior to the bipolar transistor. Some of the circuit applications of JFET are :
* As a Buffer amplifier
* As Phase-shift oscillators
* As RF amplifier
* Metal Oxide Semiconductor FET (MOSFET) :-
$>$ The main drawback of JFET is that its gate must be reverse biased for proper operation of the device i.e.it can only have negative gate operation for $n$-channel and positive gate operation for p -channel.
$>$ This means that we can only decrease the width of the channel (i.e. decrease the conductivity of the channel) from its zero-bias size.
$>$ This type of operation is referred to as depletion-mode operation. Therefore, a JFET can only be operated in the depletion-mode.
$>$ However, there is a field effect transistor (FET) that can be operated to enhance (or increase) the width of the channel (with consequent increase in conductivity of the channel) i.e. it can have enhancementmode operation. Such a FET is called MOSFET.
$>$ A field effect transistor (FET) that can be operated in the enhancement-mode is called a MOSFET.
$>$ A MOSFET is an important semiconductor device \& can be used in any of the circuits covered for JFET.
$>$ However, a MOSFET has several advantages over JFET including high input impedance and low cost.
* TYPES OF MOSFETS :-
$>$ There are two basic types of MOSFETs such as: -

1. Depletion-type MOSFET or D-MOSFET. The D-MOSFET can be operated in both the depletion mode and the enhancement-mode.
$>$ For this reason, a D-MOSFET is sometimes called Depletion/Enhancement MOSFET.
2. Enhancement-type MOSFET or E-MOSFET. The E-MOSFET can be operated only in enhancement mode. The manner in which a MOSFET is constructed determines whether it is D-MOSFET or E-MOSFET.

* D-MOSFET. Fig shows the constructional details of n-channel D-MOSFET.
$>$ It is similar to n -channel JFET except with the following modifications/remarks :
$>$ (i) The $n$-channel D-MOSFET is a piece of $n$-type material with a p-type region (called substrate) on the right and an insulated gate on the left as shown in Fig.
$>$ The free electrons ( Q it is n -channel) flowing from source to drain must pass through the narrow channel between the gate and the ptype region (i.e. substrate).
$>$ (ii) Note carefully the gate construction of D-MOSFET. A thin layer of metal oxide (usually silicon dioxide, $\mathrm{SiO}_{2}$ ) is deposited over a small portion of the channel.
$>$ A metallic gate is deposited over the oxide layer. As $\mathrm{SiO}_{2}$ is an insulator, thus gate is insulated from the channel. Note that the arrangement forms a capacitor. One plate of this capacitor is the
 gate and other plate is the channel with $\mathrm{SiO}_{2}$ as dielectric. Recall that we have a gate diode in a JFET.
> (iii) It is a usual practice to connect the substrate to the source ( S ) internally so that a MOSFET has three terminals viz Source (S), Gate (G) and Drain (D).
$>$ (iv) Since the gate is insulated from the channel, we can apply either negative or positive voltage to the gate. Therefore, D-MOSFET can be operated in both depletion-mode and enhancement-mode. However, JFET can be operated only in depletion-mode.
* E-MOSFET. Fig shows the constructional details of $n$-channel E-MOSFET. Its gate construction is similar to that of D-MOSFET.
> The E-MOSFET has no channel between source and drain unlike the D-MOSFET. Note that the substrate extends completely to the $\mathrm{SiO}_{2}$ layer so that no channel exists.
$>$ The E-MOSFET requires a proper gate voltage to form a channel (called induced channel). It is reminded that E-MOSFET can be operated only in enhancement mode.
$>$ In short, the construction of E-MOSFET is quite similar to that of the D-MOSFET except for the absence of a channel between the drain and source terminals.
* Why the name MOSFET?
$>$ The reader may wonder why is the device called MOSFET?

$>$ The answer is simple. The $\mathrm{SiO}_{2}$ layer is an insulator. The gate terminal is made of a metal conductor.
$>$ Thus, going from gate to substrate, we have a metal oxide semiconductor and hence the name MOSFET.
$>$ Since the gate is insulated from the channel, the MOSFET is sometimes called insulated-gate FET (IGFET). However, this term is rarely used in place of the term MOSFET.
* Symbols for D-MOSFET

There are two types of D-MOSFETs such as
(i) n-channel D-MOSFET and (ii) p-channel D-MOSFET
> (i) N-Channel D-MOSFET. Fig (i) shows the various parts of n-channel D-MOSFET.

$>$ The p-type substrate constricts the channel between the source and drain so that only a small passage remains at the left side.
$>$ Electrons flowing from source (when drain is positive w.r.t. source) must pass through this narrow channel.
$>$ The symbol for n-channel D-MOSFET is shown in Fig (ii).
> The gate appears like a capacitor plate. Just to the right of the gate is a thick vertical line representing the channel.
$>$ The drain lead comes out of the top of the channel and the source lead connects to the bottom.
$>$ The arrow is on the substrate and points to the n-material; therefore we have n-channel D-MOSFET.
$>$ It is a usual practice to connect substrate to source internally as shown in Fig. (iii).

$>$ This gives rise to a three-terminal device.
$>$ (ii) P-Channel D-MOSFET. Fig (i) shows the various parts of p-channel D-MOSFET.
$>$ The n-type substrate constricts the channel between the source and drain so that only a small passage remains at the left side.
$>$ The conduction takes place by the flow of holes from source to drain through this narrow channel.
$>$ The symbol for p -channel D-MOSFET shown in Fig (ii). It is a usual practice to connect the substrate to source internally.
$>$ This results in a three-terminal device schematic symbol is shown in Fig(iii).


## * Circuit Operation of D-MOSFET

$>$ Fig (i) shows the circuit of n-channel D-MOSFET. The gate forms a small capacitor. One plate of this capacitor is the gate and the other plate is the channel with metal oxide layer as the dielectric.
> When gate voltage is changed, the electric field of the capacitor changes which in turn changes the resistance of the n -channel.
$>$ Since the gate is insulated from the channel, we can
 apply either negative or positive voltage to the gate.
$>$ The negative-gate operation is called Depletion Mode whereas positive gate operation is known as Enhancement Mode.

* Depletion Mode. Fig (i) shows depletion-mode operation of n-channel D-MOSFET. Since gate is negative, it means electrons are on the gate as shown is Fig (ii).
$>$ These electrons repel the free electrons in the n-channel, leaving a layer of positive ions in a part of the channel as shown in Fig (ii).
$>$ In other words, we have depleted (i.e. emptied) the n-channel of some of its free electrons. Therefore, lesser number of free electrons are made available for current conduction through the n - channel.
$>$ This is the same thing as if the resistance of the channel is increased. The greater the negative voltage on the gate, the lesser is the current from source to drain.
$>$ Thus by changing the negative voltage on the gate, we can vary the resistance of the n -channel and hence the current from source to drain.
$>$ Note that with negative voltage to the gate, the action of D-MOSFET is similar to JFET.
$>$ Because the action with negative gate depends upon depleting (i.e. emptying) the channel of free electrons, the negative-gate operation is called depletion mode.
* (ii) Enhancement Mode. Fig (i) shows enhancement-mode operation of n-channel D-MOSFET. Again, the gate acts like a capacitor.
$>$ Since the gate is positive, it induces negative charges in the n-channel as shown in Fig (ii).
$>$ These negative charges are the free electrons drawn into the channel.
$>$ Because these free electrons are added to those already in the channel, the total number of free electrons in the channel is increased.
> Thus a positive gate voltage enhances or increases the conductivity of the channel.
> The greater the positive voltage on the gate, greater the conduction from source to drain.
> Thus by changing the positive voltage on the gate,

(i) we can change the conductivity of the channel.
$>$ The main difference between D-MOSFET and JFET is that we can apply positive gate voltage to D MOSFET and still have essentially zero current.
$>$ Because the action with a positive gate depends upon enhancing the conductivity of the channel, the positive gate operation is called enhancement mode.
* The following points may be noted about D-MOSFET operation: -
$>$ (i) In D-MOSFET, source to drain current is controlled by electric field of capacitor formed at the gate.
$>$ (ii) The gate of JFET behaves as a reverse-biased diode whereas the gate of a D-MOSFET acts like a capacitor. For this reason, it is possible to operate D-MOSFET with positive or negative gate voltage.
$>$ (iii)As the gate of D-MOSFET forms a capacitor, therefore, negligible gate current flows whether positive or negative voltage is applied to the gate.
$>$ For this, the input impedance of D-MOSFET is very high, ranging from $10,000 \mathrm{M} \Omega$ to $10,000,00 \mathrm{M} \Omega$.
$>$ (iv) The extremely small dimensions of the oxide layer under the gate terminal result in a very low capacitance and the D-MOSFET has, therefore, a very low input capacitance.
$>$ This characteristic makes the D-MOSFET useful in high-frequency applications.


## * D-MOSFET Transfer Characteristic : -

$>$ Fig shows the transfer characteristic curve (or transconductance curve) for $n$-channel D-OSFET.
$>$ The behaviour of this device can be beautifully explained with the help of this curve as under :-
$>$ (i) The point on the curve where $\mathrm{V}_{\mathrm{GS}}=0, \mathrm{I}_{\mathrm{D}}=\mathrm{I}_{\mathrm{DSS}}$. It is expected because $I_{D S S}$ is the value of $I_{D}$ when gate and source terminals are shorted i.e. $\mathrm{V}_{\mathrm{GS}}=0$.
$>$ (ii) As $\mathrm{V}_{\mathrm{GS}}$ goes negative, $\mathrm{I}_{\mathrm{D}}$ decreases below value of $\mathrm{I}_{\mathrm{DSS}}$ till $\mathrm{I}_{\mathrm{D}}$ reaches zero when $\mathrm{V}_{\mathrm{GS}}=\mathrm{V}_{\mathrm{GS}(\text { off })}$ just as with JFET.
$>$ (iii)When $\mathrm{V}_{\mathrm{GS}}$ is positive, $\mathrm{I}_{\mathrm{D}}$ increases above the value of $\mathrm{I}_{\mathrm{DSS}}$. The maximum allowable value of $\mathrm{I}_{\mathrm{D}}$ is given on the data sheet of D-MOSFET.
$>$ Note that the transconductance curve for the D-MOSFET is very similar to the curve for a JFET.

> Because of this similarity, the JFET and the D-MOSFET have the same transconductance equation viz.

$$
I_{D}=I_{D S S}\left(1-\frac{v_{G S}}{v_{G S(\text { off })}}\right)^{2}
$$

\& D-MOSFET Vs JFET: -

| SN | Parameters | JFETs | D-MOSFETs |
| :---: | :---: | :---: | :---: |
| 1 | Symbol | $\rightarrow$ | $\square$ |
| 2 | Transconductance Curve |  |  |
| 3 | Modes of operation: | Depletion only | Depletion and enhancement |
| 4 | Commonly Used bias circuits: | (1) Gate bias; <br> (2) Self bias; <br> (3) Voltage-divider bias; | (1) Gate bias; <br> (2) Self bias; <br> (3) Voltage-divider bias; <br> (4) Zero bias |
| 5 | Advantages: | Extremely high input impedance. | (1) Higher input impedance than a comparable JFET. <br> (2) Can operate in both modes (Depletion and Enhancement). |
| 6 | Disadvantages: | (1)Bias instability; (2) Can operate only in depletion mode. | (1) Bias instability. <br> (2) More sensitive to changes in temperature than the JFET. |

* Table below summarizes many of the characteristics of D-MOSFETs and E-MOSFETs: -

| SN | Parameters | D-MOSFETs | E-MOSFETs |
| :---: | :---: | :---: | :---: |
| 1 | Symbol |  |  |
| 2 | Transconductance Curve |  |  |
| 3 | Modes of Operation: | Enhancement and Depletion | Enhancement Only |
| 4 | Commonly <br> Used bias circuits: | (1) Gate bias; <br> (2) Self bias; <br> (3) Voltage-divider bias; <br> (4) Zero bias. | (1) Gate bias; <br> (2) Voltage-divider bias; <br> (3) Drain-feedback bias. |

* E-MOSFET: -
$>$ Two things are worth noting about E-MOSFET.
$>$ First, E-MOSFET operates only in the enhancement mode and has no depletion mode.
$>$ Secondly, the E-MOSFET has no physical channel from source to drain because the substrate extends completely to the $\mathrm{SiO}_{2}$ layer [See Fig (i)].
$>$ It is only by the application of $\mathrm{V}_{\mathrm{GS}}$ (gate-to-source voltage) of proper magnitude and polarity that the device starts conducting.
$>$ The minimum value of $\mathrm{V}_{\mathrm{GS}}$ of proper polarity that turns on E-MOSFET is called Threshold voltage [ $\mathrm{V}_{\mathrm{GS}}(\mathrm{th})$ ].

$>$ The $n$-channel device requires positive $\mathrm{V}_{\mathrm{GS}}\left(\geq \mathrm{V}_{\mathrm{GS}}(\mathrm{th})\right)$ \& the p-channel device requires negative $\mathrm{V}_{\mathrm{GS}}\left(\geq \mathrm{V}_{\mathrm{GS}}(\mathrm{th})\right)$.
* Power MOSFETs: -
$>$ With the advancement of technology, the engineers have produced a wide variety of MOSEFTs that are designed specifically for high current, high voltage and high power applications.
$>$ Some Examples of Power MOSFET are VMOS, LDMOS etc.
* VMOS [V-Grove MOSFET or Vertical MOSFET] :-
$>$ One of the major disadvantages of a typical MOSFET is the reduced power handling level as compared to BJT transistors. The power handling level of a typical MOSFET is less than 1W.
$>$ This drawback of the MOSFET can be overcome by changing the construction mode from one of the planer nature to one with a vertical structure as shown in Fig.

[ Illustrating VMOS Operation ]
$>$ As seen from this figure, all the elements of the planar MOSFET are present in the vertical metal-oxide silicon FET (or simply VMOS) the metallic surface connection to the terminals of the device.
$>$ The vertical-MOSEFT (or simple VMOS) is a component designed to handle much larger drain currents than the standard MOSEFT.
$>$ The current handling capability of the VMOS is a result of its physical construction which is illustrated in Fig. As seen from this figure, the component gas materials that are labelled as $\mathrm{P}, \mathrm{N}^{+}$and $\mathrm{N}^{-}$.
$>$ The $\mathrm{N}^{-}$material labels indicate differences in doping levels.
$>$ Also notice that there is no physical channel connecting the source (at top) and the drain (at bottom). Thus VMOS is an enhancement type MOSEFT.
> With V-shaped gate, a larger channel is formed by a positive gate voltage.
$>$ With a large channel, the device is capable of handling large amount of drain current.
$>$ The Operation of VMOS is illustrated in Fig.


## + VMOS Operation: -

$>$ When a positive gate voltage is applied to the device, an N-type channel forms in the P-type regions. This effective channel connects the source to the drain.
$>$ As seen from the figure the shape of the gate causes a wider channel to form than is created in the standard MOSFET. Hence, the amount of drain current is much higher for this component.
$>$ Moreover, the VMOS can exhibit a higher transconductance and a lower turn-on resistance than the conventional planer MOSFET.
$>$ Another advantages of using VMOS id the fact it is not susceptible to thermal runaway.
$>$ The VMOS has a positive temperature coefficient, means that the resistance of the component increases when temperature increases.
$>$ Thus an increase in temperature will cause a decrease in drain current.
$>$ The VMOS device can be fabricated with more than one V-grove to increase amount of drain current and some other performance characteristics.

* LD MOS: -
> The LDMOS (i.e. Lateral Double Diffused MOSFET) is another type of power MOSFET.
$>$ This MOSFET uses a very small channel region and a heavily doped N -type region $\left(\mathrm{N}^{+}\right)$to obtain a high drain current and low channel resistance $\left[\mathrm{r}_{\mathrm{d}(\mathrm{ON})}\right.$ ].
$>$ Fig shows the basic construction of LDMOS.
$>$ As seen from this figure, the narrow channel (Shaded region) is made up of the P-type material that lies between the $\mathrm{N}^{-}$Substrate (lightly doped) and the $\mathrm{N}^{+}$(heavily doped) source region.
> Since only the N-type material lies between the channel and the drain, the effective length of the



## LDMOS

 channel is externally short. This coupled with the N-type material in channel-to-drain path provides an extremely low value of $\mathrm{r}_{\mathrm{d}(\mathrm{ON})}$.$>$ With a low channel resistance, the LDMOS device can handle very high amount of current without generating and damaging amount of heat.
$>$ The LDMOS has typical values of $\mathrm{r}_{\mathrm{d}(\mathrm{ON})}$ that are in the range of $2 \Omega$ or less.
$>$ With this low value channel resistance, it is typically capable of handling current as high as 20 A .

* C-MOS: -
$>$ C-MOS means complementary MOS. These are mostly used in the field of digital electronics to manufacture logic gates and many other synchronous and asynchronous circuits.
$>$ The logic gates includes AND, OR \& NOT gates and their various combinations.
$>$ The synchronous circuit includes flip-flops, counters, memories, A/D and D/A converters.
$>$ The asynchronous circuit includes combinations of logic gates such as decoders, encoders, multiplexers and de-multiplexers etc.
> A CMOS logic circuit consists of combinations of NMOS \& PMOS devices.


## * INTRODUCTION:-

A practical amplifier has a gain of nearly one million i.e. its output is one million times the input. Consequently, even a casual disturbance at the input will appear in the amplified form in the output.
The noise in the output of an amplifier is undesirable and must be kept to as small a level as possible. The noise level in amplifiers can be reduced considerably by the use of negative feedback i.e. by injecting a fraction of output in phase opposition to the input signal.
The object of this chapter is to consider the effects and methods of providing negative feedback in transistor amplifiers.

## * FEEDBACK:-

The process of injecting a fraction of output energy of some device back to the input is known as feedback. Depending upon whether the feedback energy aids or opposes the input signal, there are two basic types of feedback in amplifiers viz Positive Feedback and Negative Feedback.

* Positive Feedback. When the feedback energy (voltage or current) is in phase with the input signal and thus aids it, it is called positive feedback. This is illustrated in Fig.
Both amplifier and feedback network introduce a phase shift of $180^{\circ}$. The result is a $360^{\circ}$ phase shift around the loop, causing the feedback voltage $\mathrm{V}_{\mathrm{f}}$ to be in phase with the input signal $\mathrm{V}_{\text {in }}$.


The positive feedback increases the gain of the amplifier. However, it has the disadvantages of increased distortion and instability. Therefore, positive feedback is not often employed in amplifiers.
One important use of positive feedback is in oscillators. If positive feedback is sufficiently large, it leads to oscillations. As a matter of fact, an oscillator is a device that converts d.c. power into a.c. power of any desired frequency.
4 (ii) Negative Feedback. When the feedback energy (voltage or current) is out of phase with the input signal and thus opposes it, it is called negative feedback. This is illustrated in Fig.
As you can see, the amplifier introduces a phase shift of $180^{\circ}$ into the circuit while the feedback network is so designed that it introduces no phase shift (i.e., $0^{\circ}$ phase shift). The result is that
 the feedback voltage $\mathrm{V}_{\mathrm{f}}$ is $180^{\circ}$ out of phase with the input signal $\mathrm{V}_{\mathrm{in}}$.
Negative feedback reduces the gain of the amplifier. However, the advantages of negative feedback are: reduction in distortion, stability in gain, increased bandwidth and improved input and output impedances.
2. It is due to these advantages that negative feedback is frequently employed in amplifiers.

* PRINCIPLES OF NEGATIVE VOLTAGE FEEDBACK IN AMPLIFIERS:-

A feedback amplifier has main two parts such as an amplifier and a feedback circuit.
The feedback circuit usually consists of resistors and returns a fraction of output energy back to the input.
2ig. shows the principles of negative voltage feedback in an amplifier. Typical values have been assumed to make the treatment more illustrative.
2. The output of the amplifier is 10 V . The fraction $\mathrm{m}_{\mathrm{v}}$ of this output i.e. 100 mV is feedback to the input where it is applied in series with the input signal of 101 mV .


2s the feedback is negative, therefore, only 1 mV appears at the input terminals of the amplifier.

Referring to Fig., we have,

* Gain of amplifier without feedback, $A_{v}=(10 \mathrm{~V}) /(1 \mathrm{mV})=10,000$
* Fraction of output voltage feedback, $\mathrm{m}_{\mathrm{v}}=(100 \mathrm{mV}) / 10 \mathrm{~V}=0.01$
\& Gain of amplifier with negative feedback, $\mathrm{A}_{\mathrm{vf}}=10 \mathrm{~V} / 101 \mathrm{mV}=100$
The following points are worth noting:-
* When negative voltage feedback is applied, the gain of the amplifier is reduced. Thus, the gain of above amplifier without feedback is 10,000 whereas with negative feedback, it is only 100 .
* When negative voltage feedback is employed, the voltage actually applied to the amplifier is extremely small. In this case, the signal voltage is 101 mV and the negative feedback is 100 mV so that voltage applied at the input of the amplifier is only 1 mV .
* In a negative voltage feedback circuit, the feedback fraction $\mathrm{m}_{\mathrm{v}}$ is always between 0 and 1 .
* The gain with feedback is sometimes called closed-loop gain while the gain without feedback is called open-loop gain. These terms come from the fact that amplifier and feedback circuits form a "loop".
* When loop is "opened" by disconnecting feedback circuit from I/P, amplifier's gain $\mathbf{A}_{\mathbf{v}}$,[open-loop gain]
* When the loop is "closed" by connecting the feedback circuit, gain decreases to $\mathbf{A}_{\mathbf{v f}}$ ["closed-loop" gain]
* GAIN OF NEGATIVE VOLTAGE FEEDBACK AMPLIFIER:-

Consider the negative voltage feedback amplifier shown in Fig.
The gain of the amplifier without feedback is $\mathbf{A}_{v}$.
Negative feedback is then applied by feeding a fraction $\mathbf{m}_{\mathrm{v}}$ of the output voltage $\mathbf{e}_{\boldsymbol{0}}$ back to amplifier input.
Therefore, the actual input to the amplifier is the signal voltage $\mathbf{e}_{\mathrm{g}}$ minus feedback voltage $\mathbf{m}_{\mathrm{v}} \mathbf{e}_{\mathbf{0}}$ i.e.,

Actual input to amplifier $=\left(\mathrm{e}_{\mathrm{g}}-\mathrm{m}_{\mathrm{v}} \mathrm{e}_{0}\right)$
The output $\mathrm{e}_{0}$ must be equal to the input voltage ( $e_{g}-m_{v} e_{0}$ ) multiplied by gain $A_{v}$ of the amplifier i.e.
$\left(\mathrm{e}_{\mathrm{g}}-\mathrm{m}_{\mathrm{v}} \mathrm{e}_{0}\right) \mathrm{A}_{\mathrm{v}}=\mathrm{e}_{0} \quad \rightarrow \mathrm{~A}_{\mathrm{v}} \mathrm{e}_{\mathrm{g}}-\mathrm{A}_{\mathrm{v}} \mathrm{m}_{\mathrm{v}} \mathrm{e}_{0}=\mathrm{e}_{0}$


$$
\begin{gathered}
\rightarrow \mathrm{e}_{0}+\mathrm{A}_{\mathrm{v}} \mathrm{~m}_{\mathrm{v}} \mathrm{e}_{0}=\mathrm{A}_{\mathrm{v}} \mathrm{e}_{\mathrm{g}} \rightarrow \quad \mathrm{e}_{0}\left(1+\mathrm{A}_{\mathrm{v}} \mathrm{~m}_{\mathrm{v}}\right)=\mathrm{A}_{\mathrm{v}} \mathrm{e}_{\mathrm{g}} \\
\frac{e_{0}}{e_{g}}=\frac{A_{v}}{1+A_{v} n_{v}}
\end{gathered}
$$

2 But $\mathrm{e}_{0} / \mathrm{e}_{\mathrm{g}}$ is the voltage gain of the amplifier with feedback.
$\therefore \quad$ Voltage gain with negative feedback is

$$
\mathrm{A}_{\mathrm{vf}}=\frac{A_{v}}{1+A_{v} m_{v}}
$$

It may be seen that the gain of the amplifier without feedback is $\mathrm{A}_{\mathrm{v}}$. However, when negative voltage feedback is applied, the gain is reduced by a factor $1+A_{v} m_{v}$.
It may be noted that negative voltage feedback does not affect the current gain of the circuit.

* ADVANTAGES OF NEGATIVE VOLTAGE FEEDBACK:-

The following are the advantages of negative voltage feedback in amplifiers:-

* Gain Stability. An important advantage of negative voltage feedback is that the resultant gain of the amplifier can be made independent of transistor parameters or the supply voltage variations.

$$
\mathrm{A}_{\mathrm{vf}}=\frac{A_{v}}{1+A_{v} m_{v}}
$$

For negative voltage feedback in an amplifier to be effective, the designer deliberately makes the product $\mathrm{A}_{\mathrm{v}} \mathrm{m}_{\mathrm{v}}$ much greater than unity. Therefore, in the above relation, 1 can be neglected as compared to $\mathrm{A}_{\mathrm{v}} \mathrm{m}_{\mathrm{v}}$ and the expression becomes:

$$
\mathrm{A}_{\mathrm{vf}}=\frac{A_{v}}{A_{V} m_{V}}=\frac{1}{m_{v}}
$$

2. It may be seen that the gain now depends only upon feedback fraction $m_{v}$ i.e., on the characteristics of feedback circuit. As feedback circuit is usually a voltage divider (a resistive network), therefore, it is unaffected by changes in temperature, variations in transistor parameters and frequency. Hence, the gain of the amplifier is extremely stable.

* (ii) Reduces non-linear Distortion. A large signal stage has non-linear distortion because its voltage gain changes at various points in the cycle. The negative voltage feedback reduces the nonlinear distortion in large signal amplifiers. It can be proved mathematically that:

$$
\mathrm{D}_{\mathrm{vf}}=\frac{D}{1+A_{v} m_{v}}
$$

Where
$\mathrm{D}=$ distortion in amplifier without feedback
$\mathrm{D}_{\mathrm{vf}}=$ distortion in amplifier with negative feedback
Thus by applying negative voltage feedback to an amplifier, distortion is reduced by a factor $\mathbf{1}+\mathbf{A}_{\mathbf{v}} \mathbf{m}_{\mathbf{v}}$.

* (iii)Improves Frequency Response. As feedback is usually obtained through a resistive network, therefore, voltage gain of the amplifier is independent of signal frequency. The result is that voltage gain of the amplifier will be substantially constant over a wide range of signal frequency. The negative voltage feedback, therefore, improves the frequency response of the amplifier.
* (iv)Increases Circuit Stability. The output of an ordinary amplifier is easily changed due to variations in ambient temperature, frequency and signal amplitude. This changes the gain of the amplifier, resulting in distortion. However, by applying negative voltage feedback, voltage gain of the amplifier is stabilized or accurately fixed in value. This can be easily explained. Suppose the output of a negative voltage feedback amplifier has increased because of temperature change or due to some other reason. This means more negative feedback since feedback is being given from the output. This tends to oppose the increase in amplification and maintains it stable. The same is true should the output voltage decrease. Consequently, the circuit stability is considerably increased.
* (v) Increases input impedance and decreases output impedance. The negative voltage feedback increases the input impedance and decreases the output impedance of amplifier. Such a change is profitable in practice as the amplifier can then serve the purpose of impedance matching.


## * FEEDBACK CIRCUIT:-

The function of the feedback circuit is to return a fraction of the output voltage to the input of the amplifier.
Fig. shows the feedback circuit of negative voltage feedback amplifier. It is essentially a potential divider consisting of resistances $\mathrm{R}_{1}$ and $\mathrm{R}_{2}$.
The output voltage of the amplifier is fed to this potential divider which gives the feedback voltage to the input.
Referring to Fig. it is clear that:

$$
\begin{aligned}
& \text { Voltage across } \mathrm{R}_{1}=\left(\frac{R_{1}}{R_{1}+R_{2}}\right) \mathrm{e}_{0} \\
& \text { Feedback fraction, } \mathrm{m}_{\mathrm{V}}=\frac{\text { Valtags across } R_{1}}{s_{0}}=\frac{R_{1}}{R_{1}+R_{2}}
\end{aligned}
$$



## * INPUT \& OUTPUT IMPEDANCE OF NEGATIVE FEEDBACK AMPLIFIER :-

* (a) Input impedance. The increase in input impedance with negative voltage feedback can be explained by referring to Fig. Suppose the input impedance of the amplifier is $\mathrm{Z}_{\text {in }}$ without feedback and $\mathrm{Z}_{\text {in }}^{\prime}$ with negative feedback. Let us further assume that input current is $i_{1}$.
Referring to Fig., we have,

$$
\begin{aligned}
& \mathrm{e}_{\mathrm{g}}-\mathrm{m}_{\mathrm{v}} \mathrm{e}_{0}=\mathrm{i}_{1} \mathrm{Z}_{\text {in }} \\
& \text { Now } \quad e_{g}=\left(e_{g}-m_{v} e_{0}\right)+m_{v} e_{0} \\
& =\left(\mathrm{e}_{\mathrm{g}}-\mathrm{m}_{\mathrm{v}} \mathrm{e}_{0}\right)+\mathrm{A}_{\mathrm{v}} \mathrm{~m}_{\mathrm{v}}\left(\mathrm{e}_{\mathrm{g}}-\mathrm{m}_{\mathrm{v}} \mathrm{e}_{0}\right) \\
& {\left[\because \mathrm{e}_{0}=\mathrm{A}_{v}\left(\mathrm{e}_{\mathrm{g}}-\mathrm{m}_{\mathrm{v}} \mathrm{e}_{0}\right)\right]} \\
& =\left(\mathrm{e}_{\mathrm{g}}-\mathrm{m}_{\mathrm{v}} \mathrm{e}_{0}\right)\left(1+\mathrm{A}_{v} \mathrm{~m}_{\mathrm{v}}\right) \\
& =i_{1} Z_{\text {in }}\left(1+A_{v} m_{v}\right) \quad\left[\because e_{g}-m_{v} e_{0}=i_{1} Z_{\text {in }}\right] \\
& \text { Or } \quad \frac{z_{q}}{i_{1}}=\mathrm{Z}_{\text {in }}\left(1+\mathrm{A}_{v} \mathrm{~m}_{v}\right)
\end{aligned}
$$

But $\frac{s_{q}}{i_{1}}=\mathrm{Z}_{\text {in }}^{\prime}$, the input impedance of the amplifier with negative voltage feedback.

$$
\therefore \quad Z_{\text {in }}^{\prime}=Z_{\text {in }}\left(1+A_{v} \mathbf{m}_{v}\right)
$$



It is clear that by applying negative voltage feedback, the input impedance of the amplifier is increased by a factor $1+A_{v} m_{v}$. As $A_{v} m_{v}$ is much greater than unity.
Therefore, input impedance is increased considerably. This is an advantage, since the amplifier will now present less of a load to its source circuit.

* (b) Output impedance. Following similar line, we can show that output impedance with negative voltage feedback is given by :

$$
\therefore \quad \mathbf{Z}_{\text {out }}^{\prime}=\frac{\mathrm{Z}_{\text {out }}}{1+A_{V} m_{V}}
$$

Where

$$
\begin{aligned}
& \mathrm{Z}^{\prime}{ }_{\text {out }}=\text { output impedance with negative voltage feedback } \\
& \mathrm{Z}_{\text {out }}=\text { output impedance without feedback }
\end{aligned}
$$

It is clear that by applying negative feedback, the output impedance of the amplifier is decreased by a factor $1+\mathrm{A}_{v} \mathrm{~m}_{v}$.
This is an added benefit of using negative voltage feedback.
With lower value of output impedance, the amplifier is much better suited to drive low impedance loads.

* EMITTER FOLLOWER:-

It is a negative current feedback circuit. The emitter follower is a current amplifier that has no voltage gain. Its most important characteristic is that it has high input impedance and low output impedance.
This makes it an ideal circuit for impedance matching.

## * Circuit Details.

2. Fig. shows the circuit of an emitter follower. As we can see, it differs from the circuitry of a conventional CE amplifier by the absence of collector load and emitter bypass capacitor.
3. The emitter resistance $R_{E}$ itself acts as the load and a.c. output voltage $\left(\mathrm{V}_{\text {out }}\right)$ is taken across $R_{E}$.

The biasing is generally provided by voltage-divider method or by base resistor method.
The following points are worth noting about the emitter follower:
(i) There is neither collector resistor in the circuit nor there is emitter bypass capacitor.
(ii) These are the two circuit recognition features of the emitter follower.
(iii) Since the collector is at ac ground, this circuit is also known as common collector (CC) amplifier.

* Operation. The input voltage is applied between base and emitter and the resulting a.c. emitter current produces an output voltage $i_{e} R_{E}$ across the emitter resistance.
This voltage opposes the input voltage, thus providing negative feedback.
Clearly, it is a negative current feedback circuit since the voltage feedback is proportional to the emitter current i.e., output current.
It is called emitter follower because the output voltage follows the input voltage.


## * Characteristics.

2. The major characteristics of the emitter follower are:-

(i) No voltage gain. In fact, the voltage gain of an emitter follower is close to 1 .
(ii)Relatively high current gain and power gain.
(iii)High input impedance and low output impedance.
(iv) Input and output ac voltages are in phase.

* APPLICATIONS

2. The emitter follower has the following principal applications:
(i) To provide current amplification with no voltage gain.
(ii) Impedance matching.

## * DARLINGTON AMPLIFIER:-

Sometimes, the current gain and input impedance of an emitter follower are insufficient to meet the requirement.
In order to increase the overall values of circuit current gain $\left(\mathrm{A}_{\mathrm{i}}\right)$ and input impedance, two transistors are connected in series in emitter follower configuration as shown in Fig.
Such a circuit is called Darlington amplifier.
Note that emitter of first transistor is connected to the base of the second transistor and the collector terminals of the two transistors are connected together.
The result is that emitter current of the first transistor is the base current of the second transistor.
Therefore, the current gain of the pair is equal to product of individual current gains i.e.

$$
\beta=\beta_{1} \beta_{2}
$$

Note that high current gain is achieved with a minimum use of components. The biasing analysis is similar to that for one transistor except that two $\mathrm{V}_{\mathrm{BE}}$ drops are to be considered.
Thus referring to Fig.,

$$
\begin{aligned}
& \text { Voltage across } \mathrm{R}_{2}, \mathrm{~V}_{2}=\frac{V_{C C}}{R_{1}+R_{2}} \times \mathrm{R}_{2} \\
& \text { Voltage across } \mathrm{R}_{\mathrm{E}}, \mathrm{~V}_{\mathrm{E}}=\mathrm{V}_{2}-2 \mathrm{~V}_{\mathrm{BE}} \\
& \text { Current through } \mathrm{R}_{\mathrm{E}}, \mathrm{I}_{\mathrm{E} 2}=\frac{V_{2}-2 V_{B E}}{R_{E}}
\end{aligned}
$$

Since the transistors are directly coupled, $\mathrm{I}_{\mathrm{E} 1}=\mathrm{I}_{\mathrm{B} 2}$. Now $\mathrm{I}_{\mathrm{B} 2}=\mathrm{I}_{\mathrm{E} 2} / \beta_{2}$.

$$
\therefore \quad \mathrm{I}_{\mathrm{E} 1}=\frac{I_{E_{2}}}{\beta_{2}}
$$

2 In practice, the two transistors are put inside single transistor housing
 and three terminals E, B and C are brought out as shown in Fig.
2 This three terminal device is known as a Darlington transistor.
2. The Darlington transistor acts like a single transistor that has high current gain and high input impedance.

* Characteristics. The following are the important characteristics of Darlington amplifier:
(i) Extremely high input impedance ( $\mathrm{M} \Omega$ ).
(ii) Extremely high current gain (several thousands).
(iii)Extremely low output impedance (a few $\Omega$ ).

Since the characteristics of the Darlington amplifier are basically the same as those of the emitter follower, the two circuits are used for similar applications.
When you need higher input impedance and current gain and/or lower output impedance than the standard emitter follower can provide, you use a Darlington amplifier.
Darlington transistors are commonly available. Like standard transistors, they have only three terminals but they have much higher values of current gain and input impedance.

## FEEDBACK:-

The process of injecting a fraction of output energy of some device back to the input is known as feedback.
Depending upon whether the feedback energy aids or opposes the input signal, there are two basic types of feedback in amplifiers viz Positive Feedback and Negative Feedback.

* Positive Feedback. When the feedback energy (voltage or current) is in phase with the input signal and thus aids it, it is called positive feedback. This is illustrated in Fig.
Both amplifier and feedback network introduce a phase shift of $180^{\circ}$. The result is a $360^{\circ}$ phase shift around the loop, causing the feedback voltage $\mathrm{V}_{\mathrm{f}}$ to be in phase with the input signal $\mathrm{V}_{\text {in }}$.


The positive feedback increases the gain of the amplifier. However, it has the disadvantages of increased distortion and instability. Therefore, positive feedback is not often employed in amplifiers.
2ne important use of positive feedback is in oscillators. If positive feedback is sufficiently large, it leads to oscillations. As a matter of fact, an oscillator is a device that converts d.c. power into a.c. power of any desired frequency.
4 (ii) Negative Feedback. When the feedback energy (voltage or current) is out of phase with the input signal and thus opposes it, it is called negative feedback. This is illustrated in Fig.
As you can see, the amplifier introduces a phase shift of $180^{\circ}$ into the circuit while the feedback network is so designed that it introduces no phase shift (i.e., $0^{\circ}$ phase shift). The result is that
 the feedback voltage $\mathrm{V}_{\mathrm{f}}$ is $180^{\circ}$ out of phase with the input signal $\mathrm{V}_{\text {in }}$.
Negative feedback reduces the gain of the amplifier. However, the advantages of negative feedback are: reduction in distortion, stability in gain, increased bandwidth and improved input and output impedances.

* It is due to these advantages that negative feedback is frequently employed in amplifiers.
* Types Of Feedback Connections: -

2. There are four basic types of connecting the feedback signal from an amplifier output to its input:-

* Voltage-Series feedback connection.
* Voltage-Shunt feedback connection.
* Current-Series feedback connection.
* Current-Shunt feedback connection.

2. It means that both voltage and current can be feedback to the input either in series or parallel.

In the feedback connection types, the term 'voltage' refers to connecting the output voltage as input to the feedback network.
2. The term 'current' refers to tapping off some output current through the feedback network.
T. The term 'series' refers to connecting the feedback signal in series with the input signal voltage.

The term 'shunt' refers to connecting the feedback signal in shunt (parallel) with an input current source.
It has been observed that the series feedback connections tend to increase the input resistance, while the shunt feedback connection tends to decrease the input resistance.
Moreover, the voltage feedback will tend to decrease the output resistance.
As a matter of fact, higher input resistance and lower output resistance is desired for most cascade amplifiers.
Both of these characteristic are obtained by using the voltage - series feedback connection.


Feedback Network
[Voltage - Shunt Feedback Connection]


## * ADVANTAGES OF NEGATIVE VOLTAGE FEEDBACK:-

2. The following are the advantages of negative voltage feedback in amplifiers:-

* (i) Gain Stability. An important advantage of negative voltage feedback is that the resultant gain of the amplifier can be made independent of transistor parameters or the supply voltage variations.

$$
\mathrm{A}_{\mathrm{vf}}=\frac{A_{v}}{1+A_{v} m_{v}}
$$

2 For negative voltage feedback in an amplifier to be effective, the designer deliberately makes the product $A_{v} m_{v}$ much greater than unity. Therefore, in the above relation, 1 can be neglected as compared to $A_{v} m_{v}$ and the expression becomes:

$$
\mathrm{A}_{\mathrm{vf}}=\frac{A_{v}}{A_{v} m_{v}}=\frac{1}{m_{v}}
$$

It may be seen that the gain now depends only upon feedback fraction $m_{v}$ i.e., on the characteristics of feedback circuit. As feedback circuit is usually a voltage divider (a resistive network), therefore, it is unaffected by changes in temperature, variations in transistor parameters and frequency. Hence, the gain of the amplifier is extremely stable.

* (ii) Reduces non-linear Distortion. A large signal stage has non-linear distortion because its voltage gain changes at various points in the cycle. The negative voltage feedback reduces the nonlinear distortion in large signal amplifiers. It can be proved mathematically that:

$$
\mathrm{D}_{\mathrm{vf}}=\frac{D}{1+A_{v} m_{v}}
$$

Where
$\mathrm{D}=$ distortion in amplifier without feedback
$\mathrm{D}_{\mathrm{vf}}=$ distortion in amplifier with negative feedback
Thus by applying negative voltage feedback to an amplifier, distortion is reduced by a factor $\mathbf{1}+\mathbf{A}_{\mathbf{v}} \mathbf{m}_{\mathrm{v}}$.

* (iii)Improves Frequency Response. As feedback is usually obtained through a resistive network, therefore, voltage gain of the amplifier is independent of signal frequency.
The result is that voltage gain of the amplifier will be substantially constant over a wide range of signal frequency. The negative voltage feedback, therefore, improves the frequency response of the amplifier.
* (iv)Increases Circuit Stability. The output of an ordinary amplifier is easily changed due to variations in ambient temperature, frequency and signal amplitude.
This changes the gain of the amplifier, resulting in distortion. However, by applying negative voltage feedback, voltage gain of the amplifier is stabilized or accurately fixed in value.
This can be easily explained. Suppose the output of a negative voltage feedback amplifier has increased because of temperature change or due to some other reason.
This means more negative feedback since feedback is being given from the output. This tends to oppose the increase in amplification and maintains it stable. The same is true should the output voltage decrease. Consequently, the circuit stability is considerably increased.
(v) Increases input impedance and decreases output impedance. The negative voltage feedback increases the input impedance and decreases the output impedance of amplifier. Such a change is profitable in practice as the amplifier can then serve the purpose of impedance matching.


## * INTRODUCTION TO OSCILLATOR,

Many electronic devices require a source of energy at a specific frequency which may range from a few Hz to several MHz. This is achieved by an electronic device called an oscillator.
Oscillators are extensively used in electronic equipment. For example, in radio and television receivers, oscillators are used to generate high frequency wave (called carrier wave) in the tuning stages.
Audio frequency and radiofrequency signals are required for the repair of radio, television and other electronic equipment. Oscillators are also widely used in radar, electronic computers and other electronic devices. Oscillators can produce sinusoidal or non-sinusoidal (e.g. square wave) waves.

* SINUSOIDAL OSCILLATORS:-

2n electronic device that generates sinusoidal oscillations of desired frequency is known as a sinusoidal oscillator. Although we speak of an oscillator as "generating" a frequency, it should be noted that it does not create energy, but merely acts as an energy converter.
It receives D.C. energy and changes it into A.C. energy of our desired frequency.
The frequency of oscillations depends upon the constants of the device. It may be mentioned here that although an alternator produces sinusoidal oscillations of 50 Hz , it cannot be called an oscillator.
Firstly, An alternator is a mechanical device having rotating parts whereas an oscillator is a non-rotating electronic device. Secondly, An alternator converts Mechanical Energy into A.C. Energy while an oscillator converts D.C. Energy into A.C. energy. Thirdly, An alternator cannot produce high frequency oscillations whereas an oscillator can produce oscillations ranging from a few Hz to several MHz .

* ADVANTAGES

Although oscillations can be produced by mechanical devices (e.g. alternators), but electronic oscillators have the following advantages:

* An oscillator is a non-rotating device. Consequently, there is little wear and tear and hence longer life.
* Due to the absence of moving parts, the operation of an oscillator is quite silent.
* An oscillator can produce waves from small $(20 \mathrm{~Hz})$ to extremely high frequencies (> 100 MHz ).
* The frequency of oscillations can be easily changed when desired.
* It has good frequency stability i.e. frequency once set remains constant for a considerable period of time.
* It has very high efficiency.
* TYPES OF SINUSOIDAL OSCILLATIONS:-

Sinusoidal oscillations can be of two types viz Damped Oscillations and Undamped Oscillations.

* (i) Damped Oscillations: - The electrical oscillations whose amplitude goes on decreasing with time are called damped oscillations. Fig (i) Shows waveform of damped electrical oscillations.
Obviously, the electrical system in which these oscillations are generated has losses and some energy is lost during each oscillation.
Further, no means are provided to compensate for the losses and consequently the amplitude of the generated wave decreases gradually. It may be noted that frequency of oscillations remains unchanged since it depends upon the constants of the electrical system.

* (ii) Undamped Oscillations. The electrical oscillations whose amplitude remains constant with time are called undamped oscillations. Fig. (ii) Shows waveform of undamped electrical oscillations.

2. Although the electrical system in which these oscillations are being generated has also losses, but now right amount of energy is being supplied to overcome the losses.
Consequently, the amplitude of the generated wave remains constant. It should be emphasized that an oscillator is required to

(ii) produce undamped electrical oscillations for utilizing in various electronics equipment.

## * OSCILLATORY CIRCUIT: -

A circuit which produces electrical oscillations of any desired frequency is known as an Oscillatory Circuit or Tank Circuit.
A simple oscillatory circuit consists of a capacitor (C) and inductance coil (L) in parallel as shown in Fig. This system can produce electrical oscillations of frequency determined by the values of L and C.
To understand how this comes about, suppose the capacitor is charged from a d.c. source with a polarity as shown in Fig. (i).

(i)

(ii)

(iii)

(iv)
(i) In the position shown in Fig (i), the upper plate of capacitor has deficit of electrons and the lower plate has excess of electrons. Therefore, there is a voltage across the capacitor and the capacitor has electrostatic energy.
(ii) When switch Sis closed as shown in Fig (ii), the capacitor will discharge through inductance and the electron flow will be in the direction indicated by the arrow.
This current flow sets up magnetic field around the coil. Due to the inductive effect, the current builds up slowly towards a maximum value.
The circuit current will be maximum when the capacitor is fully discharged. At this instant, electrostatic energy is zero but because electron motion is greatest (i.e. maximum current), the magnetic field energy around the coil is maximum. This is shown in Fig (ii).
Obviously, the electrostatic energy across the capacitor is completely converted into magnetic field energy around the coil.
(iii) Once the capacitor is discharged, the magnetic field will begin to collapse and produce a counter e.m.f. According to Lenz's law, the counter e.m.f. will keep the current flowing in the same direction.
2. The result is that the capacitor is now charged with opposite polarity, making upper plate of capacitor negative and lower plate positive as shown in Fig (iii).
(iv) After the collapsing field has recharged the capacitor, the capacitor now begins to discharge; current now flowing in the opposite direction.
2ig (iv) shows capacitor fully discharged and maximum current flowing. The sequence of charge and discharge results in alternating motion of electrons or an oscillating current.
The energy is alternately stored in the electric field of the capacitor (C) and the magnetic field of the inductance coil ( L ). This interchange of energy between L and C is repeated over and again resulting in the production of oscillations.

## * WAVEFORM.

2. If there were no losses in the tank circuit to consume the energy, the interchange of energy between L and C would continue indefinitely.
In a practical tank circuit, there are resistive and radiation losses in the coil and dielectric losses in the capacitor. During each cycle, a small part of the originally imparted energy is used up to overcome these losses.

The result is that the amplitude of oscillating current decreases gradually and eventually it becomes zero when all the energy is consumed as losses.
Therefore, the tank circuit by itself will produce damped oscillations
 as shown in Fig.

* Frequency of oscillations.

2. The frequency of oscillations in the tank circuit is determined by the constants of the circuit viz Land C.

The actual frequency of oscillations is the resonant frequency (or natural frequency) of the tank circuit given by :

$$
\mathbf{f}_{\mathrm{r}}=\frac{1}{2 \pi \sqrt{L C}}
$$

2. It is clear that frequency of oscillations in the tank circuit is inversely proportional to L and C . This can be easily explained.
3. If a large value of capacitor is used, it will take longer for the capacitor to charge fully and also longer to discharge. This will lengthen the period of oscillations in the tank circuit, or equivalently lower its frequency.
With a large value of inductance, the opposition to change in current flow is greater and hence the time required to complete each cycle will be longer.
Therefore, the greater the value of inductance, the longer is the period or the lower is the frequency of oscillations in the tank circuit.

## * UNDAMPED OSCILLATIONS FROM TANK CIRCUIT:-

As discussed before, a tank circuit produces damped oscillations. However, in practice, we need continuous undamped oscillations for the successful operation of electronics equipment.
In order to make the oscillations in the tank circuit undamped, it is necessary to supply correct amount of energy to the tank circuit at the proper time intervals to meet the losses.
Thus referring back to Fig of tank circuit, any energy which would be applied to the circuit must have a polarity conforming to the existing polarity at the instant of application of energy.
2 If the applied energy is of opposite polarity, it would oppose the energy in the tank circuit, causing stoppage of oscillations.
Therefore, in order to make the oscillations in the tank circuit undamped, the following conditions must be fulfilled :

* (i) The amount of energy supplied should be such so as to meet the losses in the tank circuit and the a.c. energy removed from the circuit by the load.
$\boldsymbol{x}$ For instance, if losses in LC circuit amount to 5 mW and a.c. output
 being taken is 100 mW , then power of 105 mW should be continuously supplied to the circuit.
* (ii) The applied energy should have the same frequency as that of the oscillations in the tank circuit.
* (iii) The applied energy should be in phase with the oscillations set up in the tank circuit i.e. it should aid the tank circuit oscillations.
* If these conditions are fulfilled, the circuit will produce continuous undamped output as shown in Fig.


## * POSITIVE FEEDBACK AMPLIFIER - OSCILLATOR:-

A transistor amplifier with proper positive feedback can act as an oscillator i.e., it can generate oscillations without any external signal source.
Fig shows a transistor amplifier with positive feedback. Remember that a positive feedback amplifier is one that produces a feedback voltage $\left(\mathrm{V}_{\mathrm{f}}\right)$ that is in phase with the original input signal.
As we can see, this condition is met in the circuit shown in Fig. A phase shift of $180^{\circ}$ is produced by the amplifier and a further phase shift of $180^{\circ}$ is introduced by feedback network.
Thus, the signal is shifted by $360^{\circ}$ and fed to the input i.e., feedback voltage is in phase with the input signal.
(i) We note that the circuit shown in Fig is producing oscillations in the output. However, this circuit has an input signal. This is inconsistent with our definition of an oscillator i.e., an oscillator is a circuit that produces oscillations without any external signal source.
(ii) When we open the switch S of Fig (i), we get the
 circuit shown in Fig (ii).This means the input signal $\left(\mathrm{V}_{\text {in }}\right)$ is removed. However, $\mathrm{V}_{\mathrm{f}}($ which is in phase with original signal) is still applied to the input signal.
The amplifier will respond to this signal in the same way that it did to $V_{\text {in }}$ i.e., $V_{f}$ will be amplified and sent to the output. The feedback network sends a portion of the output back to the input.
Therefore, the amplifier receives another input cycle and another output cycle is produced. This process will continue so long as the amplifier is turned on.
Therefore, the amplifier will produce sinusoidal output with no external signal source. The following points may be noted carefully :

* A transistor amplifier with proper positive feedback will work as an oscillator.
* The circuit needs only a quick trigger signal to start the oscillations.
* Once the oscillations have started, no external signal source is needed.
* In order to get continuous undamped output from the circuit, the following condition must be met:

$$
\mathbf{m}_{\mathrm{v}} \mathbf{A}_{\mathbf{v}}=\mathbf{1}
$$

Where $\mathbf{A}_{\mathbf{v}}=$ Voltage Gain of Amplifier without Feedback and $\mathbf{m}_{\mathbf{v}}=$ Feedback Fraction
$\therefore$ This relation is called Barkhausen Criterion.

* ESSENTIALS OF TRANSISTOR OSCILLATOR: -

2. Fig shows the block diagram of an oscillator. Its essential components are : -

* Tank circuit. It consists of inductance coil (L) connected in parallel with capacitor (C).

2. The frequency of oscillations circuit depend upon the values of inductance of the coil and capacitance of the capacitor.

* (ii) Transistor Amplifier. The transistor amplifier receives D.C. power from the battery and changes it into a.c. power for supplying to the tank circuit.
The oscillations occurring in the tank circuit are applied to the input of the transistor amplifier. Because of the amplifying properties of the transistor, we get increased output of these oscillations.


2. This amplified output of oscillations is due to the D.C. power supplied by the battery.

The output of the transistor can be supplied to the tank circuit to meet the losses.

* (iii) Feedback Circuit. The feedback circuit supplies a part of collector energy to the tank circuit in correct phase to aid the oscillations i.e. it provides positive feedback.


## * EXPLANATION OF BARKHAUSEN CRITERION:-

Barkhausen criterion is that in order to produce continuous undamped oscillations at the output of an amplifier, the positive feedback should be such that: $\quad \mathbf{m}_{v} \mathbf{A}_{\mathbf{v}}=\mathbf{1}$
Once this condition is set in the positive feedback amplifier, continuous undamped oscillations can be obtained at the output immediately after connecting the necessary power supplies.

* (i) Mathematical Explanation. The voltage gain of a positive feedback amplifier is given by;

$$
\mathbf{A}_{\mathrm{vf}}=\frac{\boldsymbol{A}_{V}}{1-\boldsymbol{A}_{V} m_{V}} \quad \rightarrow \quad \text { If } \mathrm{m}_{\mathrm{v}} \mathrm{~A}_{\mathrm{v}}=1, \quad \text { then } \mathrm{A}_{\mathrm{vf}} \rightarrow \infty
$$

We know that we cannot achieve infinite gain in an amplifier. So what does this result infer in physical terms? It means that a vanishing small input voltage would give rise to finite (i.e., a definite amount of) output voltage even when the input signal is zero.
Thus once the circuit receives the input trigger, it would become an oscillator, generating oscillations with no external signal source.
(ii) Graphical Explanation. Let us discuss the condition $\mathrm{m}_{v} \mathrm{~A}_{v}=$ 1graphically. Suppose the voltage gain of the amplifier without positive feedback is 100 .
2. In order to produce continuous undamped oscillations, $\mathrm{m}_{\mathrm{v}} \mathrm{A}_{\mathrm{v}}=1$ or $\mathrm{m}_{\mathrm{v}} \times 100=1$ or $\mathrm{m}_{\mathrm{v}}=0.01$.
2. This is illustrated in Fig. Since the condition $m_{v} A_{v}=1$ is met in the circuit shown in Fig, it will produce sustained oscillations.

2. Suppose the initial triggering voltage is 0.1 V peak.

Starting with this value, circuit $\left(\mathrm{A}_{v}=100 ; \mathrm{m}_{v}=0.01\right)$ will progress as follows.

| cycle | $V_{\text {b }}$ | $V_{\text {out }}$ | $V_{f}$ |
| :---: | :---: | :---: | :---: |
| 1. | 0.1 Vpk | 10 Vpk | 0.1Vpk |
| 2. | $\stackrel{\downarrow}{\hbar_{\mathrm{Vp}}}$ | 10 Vpk | 0.1 Vpk |

The same thing will repeat for 3 rd , 4 th cycles and so on. Note that during each cycle, $\mathrm{V}_{\mathrm{f}}=0.1 \mathrm{Vpk}$ and $\mathrm{V}_{\text {out }}=10 \mathrm{Vpk}$. Clearly, the oscillator is producing continuous undamped oscillations.
The relation $\mathrm{m}_{v} \mathrm{~A}_{v}=1$ holds good for true ideal circuits. However, practical circuits need an $\mathrm{m}_{v} \mathrm{~A}_{v}$ product that is slightly greater than 1 . This is to compensate for power loss (in resistors) in the circuit.

## * DIFFERENT TYPES OF TRANSISTOR OSCILLATORS:-

A transistor can work as an oscillator to produce continuous undamped oscillations of any desired frequency if tank and feedback circuits are properly connected to it.
All oscillators under different names have similar function i.e., they produce continuous undamped output. However, the major difference between these oscillators lies in the method by which energy is supplied to the tank circuit to meet the losses.
The following are the transistor oscillators commonly used at various places in electronic circuits:
(i) Tuned Collector Oscillator
(ii) Colpitt's Oscillator
(iii) Hartley Oscillator
(iv) Phase Shift Oscillator
(v) Wien Bridge Oscillator
(vi) Crystal Oscillator

* TUNED COLLECTOR OSCILLATOR:-

Fig shows circuit of tuned collector oscillator. It contains tuned circuit $\mathrm{L}_{1}-\mathrm{C}_{1}$ in the collector and hence the name.
2. The frequency of oscillations depends upon the values of $\mathrm{L}_{1}$ and $\mathrm{C}_{1}$ and is given by :

$$
\mathbf{f}=\frac{1}{2 \pi \sqrt{L_{1} C_{1}}}
$$

The feedback coil $L_{2}$ in the base circuit is magnetically
 coupled to the tank circuit coil $\mathrm{L}_{1}$. In practice, $\mathrm{L}_{1}$ and $\mathrm{L}_{2}$ form the primary and secondary of the transformer respectively. The biasing is provided by potential divider arrangement. The capacitor C connected in the base circuit provides low reactance path to the oscillations.

* Circuit Operation. When switch S is closed, collector current starts increasing and charges the capacitor $\mathrm{C}_{1}$. When this capacitor is fully charged, it discharges through coil $\mathrm{L}_{1}$, setting up oscillations of frequency determined by above equation.

2. These oscillations induce some voltage in coil $L_{2}$ by mutual induction. The frequency of voltage in coil $L_{2}$ is the same as that of tank circuit but its magnitude depends upon the number of turns of $L_{2}$ and coupling between $\mathrm{L}_{1}$ and $\mathrm{L}_{2}$.
The voltage across $L_{2}$ is applied between base and emitter and appears in the amplified form in the collector circuit, thus overcoming the losses occurring in the tank circuit.
The number of turns of $L_{2}$ and coupling between $L_{1}$ and $L_{2}$ are so adjusted that oscillations across $L_{2}$ are amplified to a level just sufficient to supply losses to the tank circuit.
It may be noted that the phase of feedback is correct i.e. energy supplied to the tank circuit is in phase with the generated oscillations. A phase shift of $180^{\circ}$ is created between the voltages of $\mathrm{L}_{1}$ and $\mathrm{L}_{2}$ due to transformer action.
2 further phase shift of $180^{\circ}$ takes place between base-emitter and collector circuit due to transistor properties. As a result, the energy feedback to the tank circuit is in phase with the generated oscillations.

* COLPITT'S OSCILLATOR:-

2. Fig shows a Colpitt's oscillator. It uses two capacitors and placed across a common inductor $L$ and the centre of the two capacitors is tapped.
3. The tank circuit is made up of $\mathrm{C}_{1}, \mathrm{C}_{2}$ and L . The frequency of oscillations is determined by the values of $\mathrm{C}_{1}, \mathrm{C}_{2}$ and L and is given by ;

$$
\mathbf{f}=\frac{1}{2 \pi \sqrt{L C_{T}}}
$$

$$
\text { Where } \quad \mathbf{C}_{\mathbf{T}}=\frac{c_{1} c_{2}}{c_{1}+c_{2}}
$$



* Note that $\mathbf{C}_{\mathbf{1}}-\mathbf{C}_{2}-\mathbf{L}$ is also the feedback circuit that produces a phase shift of $180^{\circ}$.
* Circuit Operation. When the circuit is turned on, the capacitors $\mathrm{C}_{1}$ and $\mathrm{C}_{2}$ are charged. The capacitors discharge through L , setting up oscillations of frequency determined by exp.(i).

2. Output voltage of the amplifier appears across $\mathrm{C}_{1}$ and feedback voltage is developed across $\mathrm{C}_{2}$. The voltage across it is $180^{\circ}$ out of phase with the voltage developed across $\mathrm{C}_{1}\left(\mathrm{~V}_{\text {out }}\right)$ as shown in Fig.
It is easy to see that voltage feedback (voltage across $\mathrm{C}_{2}$ ) to the transistor provides positive feedback.
A phase shift of $180^{\circ}$ is produced by transistor and a further phase shift of $180^{\circ}$ is produced by $\mathrm{C}_{1}-\mathrm{C}_{2}$ voltage divider.
3. In this way, feedback is properly phased to produce continuous undamped oscillation.

Feedback fraction $\mathbf{m}_{\mathbf{v}}$. The amount of feedback voltage in Colpitt's oscillator depends upon feedback fraction $\mathrm{m}_{v}$ of the circuit. For this circuit, Feedback fraction,

## * HARTLEY OSCILLATOR:-

$$
\mathbf{m}_{\mathbf{v}}=\frac{V_{f}}{V_{\text {out }}}=\frac{X_{c 2}}{X_{\mathrm{c} 1}}=\frac{C_{1}}{C_{2}}
$$

The Hartley oscillator is similar to Colpitt's oscillator with minor modifications. Instead of using tapped capacitors, two inductors $\mathrm{L}_{1}$ and $\mathrm{L}_{2}$ are placed across a common capacitor C and the centre of the inductors is tapped as shown in Fig.
2. The tank circuit is made up of $\mathrm{L}_{1}, \mathrm{~L}_{2}$ and C . The frequency of oscillations is determined by the values of $L_{1}, L_{2}$ and $C$ and is given by :

$$
\begin{equation*}
\mathbf{f}=\frac{1}{2 \pi \sqrt{C \boldsymbol{L}_{T}}} \tag{i}
\end{equation*}
$$

Where $\quad \mathbf{L}_{\mathbf{T}}=\mathbf{L}_{\mathbf{1}}+\mathbf{L}_{\mathbf{2}}+\mathbf{2 M}$
Here $\mathrm{M}=$ mutual inductance between $\mathrm{L}_{1}$ and $\mathrm{L}_{2}$


* Note that $\mathrm{L}_{1}-\mathrm{L}_{2}-\mathrm{C}$ is also the feedback network that produces a phase shift of $180^{\circ}$.
* Circuit Operation. When the circuit is turned on, the capacitor is charged. When this capacitor is fully charged, it discharges through coils $\mathrm{L}_{1}$ and $\mathrm{L}_{2}$ setting up oscillations of frequency determined by equ (i).
The output voltage of the amplifier appears across $L_{1}$ and feedback voltage across $L_{2}$. The voltage across $L_{2}$ is $180^{\circ}$ out of phase with the voltage developed across $\mathrm{L}_{1}\left(\mathrm{~V}_{\text {out }}\right)$ as shown in Fig.
It is easy to see that voltage feedback (i.e., voltage across $L_{2}$ ) to the transistor provides positive feedback.
A phase shift of $180^{\circ}$ is produced by the transistor and a further phase shift of $180^{\circ}$ is produced by $L_{1}-L_{2}$ voltage divider.
In this way, feedback is properly phased to produce continuous undamped oscillations.

2. Feedback fraction $\mathbf{m}_{\mathbf{v}}$. In Hartley oscillator, the feedback voltage is across $\mathrm{L}_{2}$ and output voltage is across $\mathrm{L}_{1}$.

## * PRINCIPLE OF PHASE SHIFT OSCILLATORS:-



FEEDBACK CIRCUIT

$$
\mathbf{m}_{\mathrm{v}}=\frac{V_{f}}{V_{\text {out }}}=\frac{X_{L 2}}{X_{L 1}}=\frac{L_{1}}{L_{2}}
$$

One desirable feature of an oscillator is that it should feedback energy of correct phase to the tank circuit to overcome the losses occurring in it.
2. In the oscillator circuits discussed so far, the tank circuit employed inductive (L) and capacitive (C) elements. In such circuits, a phase shift of $180^{\circ}$ was obtained due to inductive or capacitive coupling and a further phase shift of $180^{\circ}$ was obtained due to transistor properties.
2. In this way, energy supplied to the tank circuit was in phase with the generated oscillations. The oscillator circuits employing L-C elements have two general drawbacks.
Firstly, they suffer from frequency instability and poor waveform. Secondly, they cannot be used for very low frequencies because they become too much bulky and expensive.
Good frequency stability and waveform can be obtained from oscillators employing resistive and capacitive elements. Such amplifiers are called R-C or phase shift oscillators and have the additional advantage that they can be used for very low frequencies.
. In a phase shift oscillator, a phase shift of $180^{\circ}$ is obtained with a phase shift circuit instead of inductive or capacitive coupling.
2 A further phase shift of $180^{\circ}$ is introduced due to the transistor properties. Thus, energy supplied back to the tank circuit is assured of correct phase.
2. Phase shift Circuit. A phase-shift circuit essentially consists of an R-C network. Fig (i) shows a single section of RC network. From the elementary theory of electrical engineering, it can be shown that alternating voltage $\mathrm{V}^{\prime}{ }_{1}$ across R leads the applied voltage $\mathrm{V}_{1}$ by $\varphi^{\mathrm{o}}$. The value of $\varphi$ depends upon the values of $R$ and $C$.
2 If resistance R is varied, the value of $\varphi$ also changes. If R were reduced to zero, $\mathrm{V}^{\prime}{ }_{1}$ will lead $\mathrm{V}_{1}$ by $90^{\circ}$ i.e. $\varphi=90^{\circ}$.
However, adjusting R to zero would be impracticable because it would lead to no voltage across $R$.


Therefore, in practice, R is varied to such a value that makes $\mathrm{V}^{\prime}$ to lead $\mathrm{V}_{1}$ by $60^{\circ}$.
Fig (ii) shows the three sections of RC network. Each section produces a phase shift of $60^{\circ}$. Consequently, a total phase shift of $180^{\circ}$ is produced i.e. voltage $\mathrm{V}_{2}$ leads the voltage $\mathrm{V}_{1}$ by $180^{\circ}$.

## * PHASE SHIFT OSCILLATOR:-

2. Fig. shows the circuit of a phase shift oscillator. It consists of a conventional single transistor amplifier and a RC phase shift network.
The phase shift network consists of three sections $R_{1} C_{1}, R_{2} C_{2}$ and $R_{3} C_{3}$. At some particular frequency $f_{0}$, the phase shift in each RC section is $60^{\circ}$ so that the total phase-shift produced by the RC network is $180^{\circ}$.
The frequency of oscillations is given by:

$$
\mathbf{f}_{0}=\frac{1}{2 \pi R C \sqrt{6}}
$$

Where

$$
\mathrm{R}_{1}=\mathrm{R}_{2}=\mathrm{R}_{3}=\mathbf{R} \quad \& \quad \mathrm{C}_{1}=\mathrm{C}_{2}=\mathrm{C}_{3}=\mathbf{C}
$$

* Circuit Operation. When the circuit is switched on, it produces oscillations of frequency determined by exp. (i). The output $\mathrm{E}_{0}$ of the amplifier is fed back to RC feedback network.
This network produces a phase shift of $180^{\circ}$ and a voltage Ei appears at its output which is applied to the transistor amplifier.
2bviously, the feedback fraction $m=\mathrm{E}_{\mathrm{i}} / \mathrm{E}_{0}$. The feedback phase is correct. A phase shift of $180^{\circ}$ is produced by the transistor amplifier.
A further phase shift of $180^{\circ}$ is produced by the RC network. As a result, the phase shift around the entire loop is $360^{\circ}$.
* Advantages
$\mathbf{x}$ It does not require transformers or inductors.
$\mathbf{x}$ It can be used to produce very low frequencies.
$\boldsymbol{x}$ The circuit provides good frequency stability.


## * Disadvantages

$\mathbf{x}$ It is difficult for the circuit to start oscillations as the feedback is generally small.
$\mathbf{x}$ The circuit gives small output.


## * WIEN BRIDGE OSCILLATOR:-

2. The Wien-bridge oscillator is the standard oscillator circuit for all frequencies in the range of 10 Hz to about 1 MHz . It is the most frequently used type of audio oscillator as the output is free from circuit fluctuations and ambient temperature.
3. Fig. shows the circuit of Wien bridge oscillator. It is essentially a two-stage amplifier with R - C bridge circuit. The bridge circuit has the arms $\mathrm{R}_{1} \mathrm{C}_{1}, \mathrm{R}_{3}, \mathrm{R}_{2} \mathrm{C}_{2}$ and tungsten lamp $\mathrm{L}_{\mathrm{p}}$.
Resistances $\mathrm{R}_{3}$ and $\mathrm{L}_{\mathrm{p}}$ are used to stabilize the amplitude of the output. The transistor $\mathrm{T}_{1}$ serves as an oscillator and amplifier while the other transistor $\mathrm{T}_{2}$ serves as an inverter (to produce $180^{\circ}$ phase shift).
The circuit uses positive and negative feedbacks. The positive feedback is through $\mathrm{R}_{1} \mathrm{C}_{1}, \mathrm{C}_{2} \mathrm{R}_{2}$ to the transistor $\mathrm{T}_{1}$. The negative feedback is through the voltage divider to the input of transistor $\mathrm{T}_{2}$.
The frequency of oscillations is determined by the series element $\mathrm{R}_{1} \mathrm{C}_{1}$ and parallel element $\mathrm{R}_{2} \mathrm{C}_{2}$ of the bridge.

$$
\mathbf{f}=\frac{1}{2 \pi \sqrt{R_{1} C_{1} R_{2} C_{2}}} \quad \text { If } \mathrm{R}_{1}=\mathrm{R}_{2}=\mathrm{R} \text { and } \mathrm{C}_{1}=\mathrm{C}_{2}=\mathrm{C}, \quad \text { then, } \quad \mathbf{f}=\frac{1}{2 \pi R C}
$$

When the circuit is started, bridge circuit produces oscillations of frequency determined.
The two transistors produce a total phase shift of $360^{\circ}$ so that proper positive feedback is ensured.
The negative feedback in the circuit ensures constant output. This is achieved by the temperature sensitive tungsten lamp $\mathrm{L}_{\mathrm{p}}$. Its resistance increases with current.
. Should the amplitude of output tend to increase, more current would provide more negative feedback.
The result is that the output would return to
 original value.
2 A reverse action would take place if the output tends to decrease.

* Advantages
(i) It gives constant output. (ii) It works quite easily. (iii) Overall gain is high due to two transistors.
(iv)The frequency of oscillations can be easily changed by using a potentiometer.


## * Disadvantages

(i) It requires two transistors \& large number of components. (ii) It cannot generate very high frequencies.

## * LIMITATIONS OF LC AND RC OSCILLATORS:-

The LC and RC oscillators discussed so far have their own limitations. The major problem in such circuits is that their operating frequency does not remain strictly constant. There are two principal reasons for it viz.,

* (i) As the circuit operates, it will warm up. Consequently, the values of resistors and inductors, which are the frequency determining factors in these circuits, will change with temperature.
* This causes the change in frequency of the oscillator.
* (ii) If any component in the feedback network is changed, it will shift the operating frequency of the oscillator.
However, in many applications, it is desirable and necessary to maintain the frequency constant with extreme low tolerances.
It is apparent that if we employ LC or RC circuits, a change of temperature may cause the frequencies of adjacent broadcasting stations to overlap.

2. In order to maintain constant frequency, piezoelectric crystals are used in place of LC or RC circuits. Oscillators of this type are called crystal oscillators.
3. The frequency of a crystal oscillator changes by less than $0.1 \%$ due to temperature and other changes.

Therefore, such oscillators offer the most satisfactory method of stabilizing the frequency and are used in great majority of electronic applications.

* PIEZOELECTRIC CRYSTALS:-

Certain crystalline materials, namely, Rochelle salt, quartz and tourmaline exhibit the piezoelectric effect i.e., when we apply an a.c. voltage across them, they vibrate at the frequency of the applied voltage. Conversely, when they are compressed or placed under mechanical strain to vibrate, they produce an a.c. voltage.
Such crystals which exhibit piezoelectric effect are called piezoelectric crystals. Of the various piezoelectric crystals, quartz is most commonly used as it is inexpensive and readily available in nature.
Quartz Crystal. Quartz crystals are generally used in crystal oscillators because of their great mechanical strength and simplicity of manufacture.
The natural shape of quartz crystal is hexagonal as shown in Fig. The three axes are shown: the z -axis is called the optical axis, the x -axis is called the electrical axis and $y$-axis is called the mechanical axis.
Quartz crystal can be cut in different ways. Crystal cut perpendicular to the xaxis is called x-cut crystal whereas that cut perpendicular to $y$-axis is called y-cut crystal. The piezoelectric properties of a crystal depend upon its cut.
Frequency of Crystal. Each crystal has a natural frequency like a pendulum. The natural frequency $f$ of a crystal is given by: $\mathbf{f}=\frac{K}{\tau}$ Where,
$\mathbf{K}=$ Constant that depends upon the cut $\boldsymbol{\&} \mathbf{t}=$ Thickness of the crystal.
It is clear that frequency is inversely proportional to crystal thickness. The thinner the crystal, the greater is its natural frequency and vice-versa.
However, extremely thin crystal may break because of vibrations. This puts a limit to the frequency obtainable. In practice, frequencies between 25 kHz to 5 MHz have been obtained with crystals.

* WORKING OF QUARTZ CRYSTAL:-


In order to use crystal in an electronic circuit, it is placed between two metal plates. The arrangement then forms a capacitor with crystal as the dielectric as shown in Fig.
2. If an a.c. voltage is applied across the plates, the crystal will start vibrating at the frequency of applied voltage. However, if the frequency of the applied voltage is made equal to the natural frequency of the crystal, resonance takes place and crystal vibrations reach a maximum value.
This natural frequency is almost constant. Effects of temperature change can be eliminated by mounting the crystal in a temperature-controlled oven as in radio and television transmitters.

## * Equivalent Circuit of Crystal:-

2lthough the crystal has electromechanical resonance, we can represent the crystal action by an equivalent electrical circuit.
(i) When the crystal is not vibrating, it is equivalent to
, it is equivalent to capar capacitance $\mathrm{C}_{\mathrm{m}}$ because it has two metal plates separated by a See Fig. 14.21 (i)]. This dielectric [See Fig (i)].
This capacitance is known as mounting capacitance.
(ii) When a crystal vibrates, it is equivalent to $\mathrm{R}-\mathrm{L}-\mathrm{C}$ series
 circuit. Therefore, the equivalent circuit of a vibrating crystal is $\mathrm{R}-\mathrm{L}-\mathrm{C}$ series circuit shunted by the mounting capacitance $\mathrm{C}_{\mathrm{m}}$ as shown in Fig (ii).
$\mathrm{C}_{\mathrm{m}}=$ mounting capacitance $\& \mathrm{R}-\mathrm{L}-\mathrm{C}=$ electrical equivalent of vibrational characteristic of the crystal

* TRANSISTOR CRYSTAL OSCILLATOR:-

Fig. shows the transistor crystal oscillator. Note that it is a Collpit's oscillator modified to act as a crystal oscillator.
The only change is the addition of the crystal (Y) in the feedback network. The crystal will act as a parallel-tuned circuit.
As we can see in this circuit that instead of Fig. resonance caused by $L$ and $\left(C_{1}+C_{2}\right)$, we have the parallel resonance of the crystal. At parallel resonance, the impedance of the crystal is maximum.
This means that there is a maximum

voltage drop across $C_{1}$. This in turn will allow the maximum energy transfer through the feedback network at $f_{p}$.
Note that feedback is positive. A phase shift of $180^{\circ}$ is produced by the transistor. A further phase shift of $180^{\circ}$ is produced by the capacitor voltage divider.
2. This oscillator will oscillate only at $f_{p}$. Even the smallest deviation from $f_{p}$ will cause the oscillator to act as an effective short. Consequently, we have an extremely stable oscillator.

## * Advantages

$\mathbf{x}$ They have a high order of frequency stability.

$$
Q \text {-factor of crystal }=\frac{1}{R} \sqrt{\frac{L}{C}}
$$

$\boldsymbol{x}$ The quality factor $(\mathrm{Q})$ of the crystal is very high.

* Disadvantages
$\mathbf{x}$ They are fragile and consequently can only be used in low power circuits.
$\boldsymbol{x}$ The frequency of oscillations cannot be changed appreciably.


## * INTRODUCTION

Most of the audio amplifiers we have discussed in the earlier chapters will also work at radio frequencies i.e. above 50 kHz .

However, they suffer from two major drawbacks. First, they become less efficient at radio frequency. Secondly, such amplifiers have mostly resistive loads and consequently their gain is independent of signal frequency over a large bandwidth.
2. In other words, an audio amplifier amplifies a wide band of frequencies equally well and does not permit the selection of a particular desired frequency while rejecting all other frequencies.
However, sometimes it is desired that an amplifier should be selective i.e. it should select a desired frequency or narrow band of frequencies for amplification.
2 For instance, radio and television transmission are carried on a specific radio frequency assigned to the broadcasting station. The radio receiver is required to pick up and amplify the radio frequency desired while discriminating all others.
To achieve this, the simple resistive load is replaced by a parallel tuned circuit whose impedance strongly depends upon frequency.
Such a tuned circuit becomes very selective and amplifies very strongly signals of resonant frequency and narrow band on either side.
Thus, the use of tuned circuits in conjunction with a transistor makes possible the selection and efficient amplification of a particular desired radio frequency. Such an amplifier is called a tuned amplifier.
2n this chapter, we shall focus our attention on transistor tuned amplifiers and their increasing applications in high frequency electronic circuits.

- TUNED AMPLIFIERS

Amplifiers which amplify a specific frequency or narrow band of frequencies are called tuned amplifiers.
Tuned amplifiers are mostly used for the amplification of high or radio frequencies.
It is because radio frequencies are generally single and the tuned circuit permits their selection and efficient amplification.
Tuned amplifiers are widely used in radio and television circuits where they are called upon to handle radio frequencies.
Fig. shows circuit of a simple transistor tuned amplifier. Here, instead of load resistor, a parallel tuned circuit in the collector.
The impedance of this tuned circuit strongly depends upon frequency. It offers a very high impedance at resonant frequency and very small impedance at all other frequencies.
If the signal has the same frequency as the resonant frequency of
 $L C$ circuit, large amplification will result due to high impedance of $L C$ circuit at this frequency.
When signals of many frequencies are present at the input of tuned amplifier, it will select and strongly amplify the signals of resonant frequency while rejecting all others.
Therefore, such amplifiers are very useful in radio receivers to select the signal from one particular broadcasting station when signals of many other frequencies are present at the receiving aerial.

* DIFFERENCE BETWEEN TUNED AMPLIFIERS AND OTHER AMPLIFIERS : -
We have seen that amplifiers (e.g., voltage amplifier, power amplifier etc.) provide the constant gain over a limited band of frequencies i.e., from lower cut-off frequency $f_{1}$ to upper cut-off frequency $f_{2}$. Now bandwidth of the amplifier, $B W=f_{2}-f_{1}$.
The difference is that tuned amplifiers are designed to have specific, usually narrow bandwidth. This is explained in the Fig.
Note that $B W_{S}$ is the bandwidth of standard frequency response while $B W_{T}$ is the bandwidth of the tuned amplifier.


In many applications, the narrower the bandwidth of a tuned amplifier, the better it is.

* ANALYSIS OF PARALLEL TUNED CIRCUIT : -

A parallel tuned circuit consists of a capacitor $C$ and inductor $L$ connected in parallel to each other with respect to a supply source.
2. Fig. shows a parallel resonant circuit connected across an ac supply source of variable frequency.
Here the resistance R represents the coil resistance. Its value is usually very small and the order of few ohms and hence it can be neglected as compare to the impedance of the resonance circuits.


Now consider the frequency of the ac supply to be varied suitably. As a result of this, the circuit will encounter different impedance at different frequencies.
2s the frequency is increased the inductive reactance $\left[\mathrm{X}_{\mathrm{L}}\right]$ is also increased and the capacitive reactance $\left[\mathrm{X}_{\mathrm{C}}\right]$ is increased. There is a certain frequency of the applied ac voltage at which the inductive reactance is equal to the capacitive reactance. This frequency is called resonance frequency. It is designated by $\mathbf{f}_{0}$.
The frequency at which parallel resonance occurs (i.e. reactive component of circuit current becomes zero) is called the resonant frequency $\mathbf{f}_{0}$.
2t resonant frequency, the circuit is said to be in electrical resonance. Under
 resonance condition the impendence of the resonant circuits becomes maximum and the line current (i.e. the current drawn from the source) is minimum.
2. The expression for resonance frequency may be obtained from the condition,

$$
\mathrm{X}_{\mathrm{L}}=\mathrm{X}_{\mathrm{C}} \quad \rightarrow \quad 2 \pi \mathrm{f}_{0} \mathrm{~L}=\frac{1}{2 \pi f_{0} \mathrm{C}}
$$

$\rightarrow \quad \mathrm{f}_{0}{ }^{2}=\frac{1}{4 \pi^{2} \mathrm{IC}}$

$$
\mathbf{f}_{0}=\frac{1}{2 \pi \sqrt{L C}}
$$

2. If value of inductance is Henry \& the capacitance is farads Hertz then the resonance frequency is Hertz.

* RESONANCE CURVE :-

It is a curve, which shows the variation of circuit impedance (or circuit current) with the change in frequency of the applied voltage.
2. Fig. shows the variation of circuit impedance $\left(Z_{p}\right)$ with change in frequency of the applied voltage.
From the fig it is clear that the impedance is maximum at the resonance and is equal to $\mathrm{L} / \mathrm{CR}$. If the frequency is changed above or below the resonance, the value of impedance decreases rapidly.

2. If $f_{1}$ and $f_{2}$ are the lower \& higher cutoff frequencies then Band width $\mathbf{B W}=\mathbf{f}_{2}-\mathbf{f}_{1}$.

* SHARPNESS OF RESONANCE: -

2 The resonance curve of a resonant circuit is required to be as sharp as possible in order to provide a high selectivity.
The sharp resonance curve means that the impedance falls off rapidly as the frequency is varied above and below the resonant frequency.
Mathematically the sharpness of a resonance curve is defined as ratio of the bandwidth of the circuit to its resonant frequency. i.e.

Sharpness of Resonance $=$ Band Width $/$ Resonant frequency

$$
=\mathrm{BW} / \mathrm{f}_{0}=\mathrm{f}_{2}-\mathrm{f}_{1} / \mathrm{f}_{0}=1 / \mathrm{Q}_{0}
$$

Where $\mathrm{Q}_{0}$ is called the quality factor or Q -Factor.


The ratio of inductive reactance and resistance of the coil at resonance, therefore, becomes a measure of the quality of the tuned circuit.
2 This is called quality factor and may be defined as under : The ratio of inductive reactance of the coil at resonance to its resistance is known as quality factor $\mathbf{Q}$ i.e. $\mathbf{Q}=\mathbf{X}_{\mathbf{L}} / \mathbf{R}=\mathbf{2 \pi f L} / \mathbf{R}$
The quality factor $Q$ of a parallel tuned circuit is very important as the sharpness of resonance curve and hence selectivity of the circuit depends upon it. Higher value of $Q$, more the selective of the tuned circuit.
The smaller the resistance of coil, the sharper is the resonance curve. This is due to the fact that a small resistance consumes less power and draws a relatively small line current.
Fig. shows the effect of resistance $R$ of the coil on the sharpness of the resonance curve. It is clear that when resistance is small, the resonance curve is very sharp. However, if the coil has large resistance, the resonance curve is less sharp. So where high selectivity is desired, the value of $Q$ should be very large.

## * ADVANTAGES OF TUNED AMPLIFIERS: -

2 In high frequency applications, it is generally required to amplify a single frequency, rejecting all other frequencies present. For such purposes, tuned amplifiers are used. These amplifiers use tuned parallel circuit as the collector load and offer the following advantages :
(i) Small power loss. (ii) High selectivity. (iii) Smaller collector supply voltage.

## * SINGLE TUNED AMPLIFIER : -

A single tuned amplifier consists of a transistor amplifier containing a parallel tuned circuit as the collector load. The values of capacitance and inductance of the tuned circuit are so selected that its resonant frequency is equal to the frequency to be amplified.
2 The output from a single tuned amplifier can be obtained either (a) by a coupling capacitor $C_{C}$ as shown in Fig (i) or (b) by a secondary coil as shown in Fig (ii).
2ig (i) is also called as single tuned voltage amplifier using Capacitive Coupled where as fig (ii) is called as single tuned voltage amplifier using Inductive Coupled.
Both these circuits consist of a transistor amplifier and a tunes circuit as the load. The values of capacitance (C) and Inductance ( L ) of the tunes circuits are selected in such a way that the resonant frequency of the tunes circuit is equal to the frequency to be selected and amplified.
The resistors $\mathrm{R}_{1}, \mathrm{R}_{2}$ and $\mathrm{R}_{\mathrm{E}}$ are called biasing resisters. These resistors provide the d.c. operating current and voltage for the transistor.

(i)

(ii)

## * OPERATION.

The high frequency signal i.e. radio frequency signal to be amplified is given to the input of the amplifier.
The resonant frequency of parallel tuned circuit is made equal to the frequency of the signal by changing the value of $C$.
Under such conditions, the tuned circuit will offer very high impedance to the signal frequency. Hence a large output appears across the tuned circuit.
In case the input signal is complex containing many frequencies, only that frequency which corresponds to the resonant frequency of the tuned circuit will be amplified.
All other frequencies will be rejected by the tuned circuit. In this way, a tuned amplifier selects and amplifies the desired frequency.

## * Frequency Response of Single Tuned Voltage Amplifiers : -

At the resonant frequency, the impedance of the parallel resonant circuit is very high and is purely resistive.
Therefore, when the circuit is tuned to resonant frequency, the voltage across $R_{L}$ is maximum.

* In other words, the voltage gain is maximum at $f_{r}$. However, above and below the resonant frequency, the voltage gain decreases rapidly.
* The higher the $Q$ of the circuit, the faster the gain drops off on either side of resonance.

* LIMITATIONS OF SINGLE TUNED AMPLIFIER: -

2 The tuned voltage amplifier, in communication receiver, is used to select the desired carrier frequency and amplifying the complete band of frequencies around the selected carrier frequency.
In other word, tuned amplifiers are required to be high selectivity. But the high selectivity requires a tuned circuit with a high Q-factor.
We also know that a high-Q circuit will give a high voltage gain. But, at the same time, it will give reduces bandwidth (Because band width is reciprocal to the Q -factor).
It means that a tuned a tuned voltage amplifier with reduced band width may not be able to amplify equally the complete band of the transmitted signal.
In other words, narrow band width or smaller pass band of the amplifier will result in a poor reproduction of the audio signal.
It is the major limitation of a single tuned voltage amplifier \& is overcome by using double tuned circuit.

## * DOUBLE TUNED AMPLIFIER : -

Fig shows the circuit of a double tuned amplifier.
It consists of a transistor amplifier containing two tuned circuits; one $\left(L_{1} C_{1}\right)$ in the collector and the other $\left(L_{2} C_{2}\right)$ in the output as shown.
The resistors $R_{1}, R_{2}$ and $R_{E}$ are used to provide d.c. current and voltage for transistor operation.
The high frequency signal to be amplified is applied to the input terminals of the amplifier.
The resonant frequency of tuned circuit $L_{1} C_{1}$ is made equal to the signal frequency.
Under such conditions, the tuned circuit offers very high impedance to the signal frequency.
Hence, large output appears across the tuned circuit $L_{1} C_{1}$.


The output from this tuned circuit is transferred to the second tuned circuit $L_{2} C_{2}$ through mutual induction. Double tuned circuits are extensively used for coupling the various circuits of radio and television receivers.

* FREQUENCY RESPONSE OF DOUBLE TUNED VOLTAGE AMPLIFIERS : -

(i)

(ii)

The frequency response of a double tuned circuit depends upon the degree of coupling i.e. upon the amount of mutual inductance between the two tuned circuits.
When coil $L_{2}$ is coupled to coil $L_{1}$ [See Fig. (i)], a portion of load resistance is coupled into the primary tank circuit $L_{1} C_{1}$ and affects the primary circuit in exactly the same manner as though a resistor had been added in series with the primary coil $L_{1}$.
When the coils are spaced apart, all the primary coil $L_{1}$ flux will not link the secondary coil $L_{2}$. The coils are said to have loose coupling.
Under such conditions, the resistance reflected from the load (i.e. secondary circuit) is small. The resonance curve will be sharp and the circuit $Q$ is high as shown in Fig. (ii).
When the primary and secondary coils are very close together, they are said to have tight coupling. Under such conditions, the reflected resistance will be large and the circuit $Q$ is lower.
Two positions of gain maxima, one above and the other below the resonant frequency, are obtained.

## BANDWIDTH OF DOUBLE-TUNED CIRCUIT: -

2 If you refer to the frequency response of double-tuned circuit shown in Fig. (ii), it is clear that bandwidth increases with the degree of coupling.
Obviously, the determining factor in a double tuned circuit is not $Q$ but the coupling. For a given frequency, the tighter the coupling, the greater is the bandwidth. $\mathbf{B W}_{\mathbf{d t}}=\mathbf{k} \mathbf{f}_{\mathbf{r}}$
The subscript $d t$ is used to indicate double-tuned circuit. Here $k$ is coefficient of coupling.

* It Provides High Selectivity, High Gain and relatively Large Band Width to tuned circuit.


## STAGGER-TUNED VOLTAGE AMPLIFIER : -

It has been observed that if two or more tuned circuits, which are synchronously tuned are cascaded, the overall bandwidth decreases.
However, if the different tuned circuits which are cascaded, are tuned to slightly different frequencies, it is possible to obtain an increased bandwidth with a flat pass band with steep sides.
This technique is known as Stagger-Tuning.

[ Two-Stage Stagger Tuned Voltage Amplifier ]
The above Fig shows a two stage tuned voltage amplifier. The stagger tuning in this circuit, may be achieved by resonating the tuned circuit $\mathrm{L}_{1} \mathrm{C}_{1}$ and $\mathrm{L}_{2} \mathrm{C}_{2}$ to slightly different frequencies.
The figure below shows the frequency response of a stagger-tuned amplifier. In this figure, curve ' $\mathbf{a}$ ' shows the gain verses frequency response of the $\mathrm{L}_{1} \mathrm{C}_{1}$ tuned circuit.
2. Similarly the curve ' $b$ ' shows the gain verses frequency response of the L2C2 tuned circuit.

The curve ' $\mathbf{c}$ ' indicates the combined (or overall) response of the circuit.

[Frequency Responce of a Stagger - Tuned Voltage Amplifier]
It is clear from this circuit that the amplifier has a greater bandwidth and flatter pass-band. It has been found that more the pass band and stepper will be the gain fall-off outside the pass band.
It is noted that because of stagger-tuning, there is a loss of voltage gain (Gain reduces from $\mathrm{A}_{\mathrm{v}}$ to $\mathrm{A}_{\mathrm{v}}$ ).
If an optimum stager-tuning is employed, the response curve of the amplifier is very close to a rectangular response curve. Such a response is known as Butterworth Response.

## [COMMON APPLICATION OF DIODE, TRANSISTOR \& WAVE SHAPING CIRCUIT]

* INTRODUCTION

We have seen that diodes can be used as rectifiers. Apart from this, diodes have many other applications.
2. However, we shall confine ourselves to the following two applications of diodes :-
(i) As a Clipper
(ii) As a Clamper

A clipper (or limiter) is used to clip off or remove a portion of an a.c. signal. The half-wave rectifier is basically a clipper that eliminates one of the alternations of an a.c. signal.
2 clamper (or dc restorer) is used to restore or change the dc reference of an ac signal. For example, you may have a 10 V pp ac signal that varies equally above and below 2 V dc.

* CLIPPING CIRCUITS :-

The circuit with which the waveform is shaped by removing (or clipping) a portion of the applied wave is known as a clipping circuit.
Clippers find extensive use in radar, digital and other electronic systems. Although several clipping circuits have been developed to change the wave shape, we shall confine our attention to diode clippers.
These clippers can remove signal voltages above or below a specified level.
The important diode clippers are (i) Positive Clipper (ii) Biased Clipper (iii) Combination Clipper.

* POSITIVE CLIPPER: -

A positive clipper is that which removes the positive half-cycles of the input voltage. Fig. shows the typical circuit of a positive clipper using a diode.


As shown, the output voltage has all the positive half-cycles removed or clipped off.
2. The circuit action is as follows: - During the positive half-cycle of the input voltage, the diode is forward biased and conducts heavily.
Therefore, the voltage across the diode (which behaves as a short) and hence the output voltage across the load R is zero. Hence output voltage during positive half-cycles is zero.
2 During the negative half-cycle of the input voltage, the diode is reverse biased and behaves as an open.
. In this condition, the circuit behaves as a voltage divider with an output given by :

$$
\text { Output voltage }=-\frac{R_{L}}{R+R_{L}} V_{m}
$$

Generally, $\mathrm{R}_{\mathrm{L}}$ is much greater than R .
$\therefore \quad$ Output voltage $=-\mathbf{V}_{\mathbf{m}}$
2. It may be noted that if it is desired to remove the negative half-cycle of the input, the only thing to be done is to reverse the polarities of the diode in the circuit shown in Fig. Such a clipper is then called a negative clipper.

* (ii) BIASED CLIPPER: -

2. Sometimes it is desired to remove a small portion of positive or negative half-cycle of the signal voltage. For this purpose, biased clipper is used. Fig. shows the circuit of a biased clipper using a diode with a battery of V volts.


2 With the polarities of battery shown, a portion of each positive half-cycle will be clipped. However, the negative half-cycles will appear as such across the load. Such a clipper is called biased positive clipper.
2. The circuit action is as follows: - When input voltage is greater than +V , the diode behaves as a short and the output equals +V . The output will stay at +V so long as the input voltage is greater than +V .
During the period the input voltage is less than +V , the diode is reverse biased and behaves as an open.
Therefore, most of the input voltage appears across the output. In this way, the biased positive clipper removes input voltage above +V .
During the negative half-cycle of the input voltage, the diode remains reverse biased. Therefore, almost entire negative half-cycle appears across the load.
If it is desired to clip a portion of negative half-cycles of input voltage, the only thing to be done is to reverse the polarities of diode or battery. Such a circuit is then called a biased negative clipper.

* (iii) COMBINATION CLIPPER:-

It is a combination of biased positive and negative clippers. With a combination clipper, a portion of both positive and negative half-cycles of input voltage can be removed or clipped as shown in Fig.




The circuit action is as follows: - When positive input voltage is greater than $+V_{1}$, diode $D_{1}$ conducts heavily while diode $D_{2}$ remains reverse biased. Therefore, a voltage $+V_{1}$ appear across the load. This output stays at $+\mathrm{V}_{1}$ so long as the input voltage exceeds $+\mathrm{V}_{1}$
On the other hand, during the negative half-cycle, the diode $\mathrm{D}_{2}$ will conduct heavily and the output stays at $-\mathrm{V}_{2}$ so long as the input voltage is greater than $-\mathrm{V}_{2}$.
Note that $+\mathrm{V}_{1}$ and $-\mathrm{V}_{2}$ are less than $+\mathrm{V}_{\mathrm{m}}$ and $-\mathrm{V}_{\mathrm{m}}$ respectively.
Between $+V_{1}$ and $-V_{2}$ neither diode is on. Therefore, in this condition, most of the input voltage appears across the load. It is interesting to note that this clipping circuit can give square wave output if $\mathrm{V}_{\mathrm{m}}$ is much greater than the clipping levels.

* APPLICATIONS OF CLIPPERS
(i) Changing the shape of a waveform (ii) Circuit transient(Sudden rise of Voltage or Current) protection
* CLAMPING CIRCUITS: -

A circuit that places either the positive or negative peak of a signal at a desired d.c. level is known as a clamping circuit.


2 clamping circuit (or a clamper) essentially adds a d.c. component to the signal. Fig. shows the key idea behind clamping. The input signal is a sine wave having a peak-to-peak value of 10 V .
The clamper adds the d.c. component and pushes the signal upwards so that the negative peaks fall on the zero level. As you can see, the waveform now has peak values of +10 V and 0 V .
2t may be seen that the shape of the original signal has not changed; only there is vertical shift in the signal. Such a clamper is called a positive clamper. The negative clamper does the reverse i.e. it pushes the signal downwards so that the positive peaks fall on the zero level.
The following points may be noted carefully:
(i) The clamping circuit does not change the peak-to-peak or r.m.s. value of the waveform. Thus referring to Fig. above, the input waveform and clamped output have the same peak-to-peak value i.e., 10 V in this case. If you measure the input voltage and clamped output with an a.c. voltmeter, the readings will be the same.
(ii) A clamping circuit changes the peak and average values of a waveform. Thus in the above circuit, it is easy to see that input waveform has a peak value of 5 V and average value over a cycle is zero. The clamped output varies between 10 V and 0 V . Thus the peak value is 10 V and average value is 5 V .

## * BASIC IDEA OF A CLAMPER

A clamping circuit should not change peak-to-peak value of the signal; it should only change the dc level.
To do so, a clamping circuit uses a capacitor, together with a diode and a load resistor R .
Fig. shows the circuit of a positive clamper.
The operation of a clamper is based on the principle that charging time of a capacitor is made very small as compared to its discharging time.


## * POSITIVE CLAMPER: -

Fig. shows the circuit of a positive clamper. The input signal is assumed to be a square wave with time period T. The clamped output is obtained across $\mathrm{R}_{\mathrm{L}}$.

2. The circuit design incorporates two main features.

Firstly, the values of C and $\mathrm{R}_{\mathrm{L}}$ are so selected that time constant $\tau=\mathrm{CR}_{\mathrm{L}}$ is very large.
This means that voltage across the capacitor will not discharge significantly during the interval the diode is non-conducting.
Secondly, $\mathrm{R}_{\mathrm{L}} \mathrm{C}$ time constant is deliberately made much greater than the time period T of the incoming signal.
CIRCUIT OPERATION: -


(i) During the negative half-cycle of the input signal, the diode is forward biased. Therefore, the diode behaves as a short as shown in Fig (i). The charging time constant $\left(=\mathrm{CR}_{\mathrm{f}}\right.$, where $\mathrm{R}_{\mathrm{f}}=$ forward resistance of the diode) is very small so that the capacitor will charge to V volts very quickly.
So, during this interval, the output voltage is directly across the short circuit. Therefore, $\mathbf{V}_{\mathbf{o u t}}=\mathbf{0}$.
(ii) When the input switches to $+V$ state (i.e., positive half-cycle), the diode is reverse biased and behaves as an open as shown in Fig (ii).
Since the discharging time constant $\left(=\mathrm{CR}_{\mathrm{L}}\right)$ is much greater than the time period of the input signal, the capacitor remains almost fully charged to V volts during the off time of the diode.
Applying Kirchhoff 's voltage law in Fig (ii) to the input loop, we have, $V+V-V_{\text {out }}=0$ or $\mathbf{V}_{\text {out }}=\mathbf{2 V}$
The resulting waveform is shown in Fig. (iii) It is clear that it is a positively clamped output. That is to say the input signal has been pushed upward by V volts so that negative peaks fall on the zero level.

* NEGATIVE CLAMPER: -

Fig. shows the circuit of a negative clamper. The clamped output is taken across $\mathrm{R}_{\mathrm{L}}$.
Note that only change from the positive clamper is that the connections of diode are reversed.


CIRCUIT OPERATION: -
(i) During the positive half-cycle of the input signal, the diode is forward biased. Therefore, the diode behaves as a short as shown in Fig (i).
The charging time constant $\left(=\mathrm{CR}_{\mathrm{f}}\right)$ is very small so that the capacitor will charge to V volts very quickly. It is easy to see that during this interval, the output voltage is directly across the short circuit. Therefore, Vout $=\mathbf{0}$.


(ii) When the input switches to $-V$ state (i.e., negative half-cycle), the diode is reverse biased and behaves as an open as shown in Fig (ii).
2. Since the discharging time constant $\left(=\mathrm{CR}_{\mathrm{L}}\right)$ is much greater than the time period of the input signal, the capacitor almost remains fully charged to V volts during the off time of the diode.
2pplying Kirchhoff 's voltage law to the input loop in Fig (ii) $\boldsymbol{\rightarrow}-\mathrm{V}-\mathrm{V}-\mathrm{V}_{\text {out }}=0$ or $\mathbf{V}_{\text {out }}=\mathbf{- 2 V}$
The resulting waveform is shown in Fig (iii). Note that total swing of the output signal is equal to the total swing of the input signal.

* APPLICATIONS OF CLIPPERS
$\checkmark$ Clamper circuit is used TV receiver to restore the original d.c. reference signal to the video signal,
$\checkmark$ Used to produce dc voltage multiple of peak ac input voltage i.e. known as Voltage Multiplier.
* VOLTAGE MULTIPLIER

Voltage multiplier is a circuit, which produces an output dc voltage whose value is multiple of peak ac input voltage (i.e. $2 \mathrm{~V}_{\mathrm{m}}, 3 \mathrm{~V}_{\mathrm{m}}, 4 \mathrm{~V}_{\mathrm{m}}$ \& so on).
Such circuits are used as power supply for high voltage/low current device like CRO.

* VOLTAGE DOUBLER: -

2 voltage multiplier, whose output dc voltage is double the peak ac input voltage, is called a Voltage Doubler. Fig shows the circuit, of a half-wave voltage doubler.
2. In this circuit, each section of a diode and capacitor (say $\mathrm{D}_{1}$ and $\mathrm{C}_{1}$ or $\mathrm{D}_{2}$ and $\mathrm{C}_{2}$ ) is called a peak rectifier. The operation of the circuit may be explained as given below:
During the positive half-cycle of the input signal, the diode $\mathrm{D}_{1}$ conducts (and diode $\mathrm{D}_{2}$ is cut-off), charging the capacitor $\mathrm{C}_{1}$ up to the peak rectified voltage (i.e., $\mathrm{V}_{\mathrm{m}}$ ).
During the negative half-cycle, diode, $\mathrm{D}_{1}$ is cut-off and diode $\mathrm{D}_{2}$ conducts charging capacitor $\mathrm{C}_{2}$.
2. It may be noted that during negative half-cycle the voltage across capacitor $\mathrm{C}_{1}$ is in series with the input voltage. Therefore the total voltage
 presented to capacitor $\mathrm{C}_{2}$ is equal to $2 \mathrm{~V}_{\mathrm{m}}$.
As a result of this, the capacitor $\mathrm{C}_{2}$ is charged to a voltage of $2 \mathrm{~V}_{\mathrm{m}}$ during the negative half-cycle.
On next positive half-cycle, the diode $\mathrm{D}_{2}$ in non-conducting \& capacitor will discharge through the load.
2 If no load is connected across capacitor $\mathrm{C}_{2}$, both capacitors stay charged at their full values (i.e., $\mathrm{C}_{1}$ to $\mathrm{V}_{\mathrm{m}}$ and $\mathrm{C}_{2}$ to $2 \mathrm{~V}_{\mathrm{m}}$ ).
2. It may be noted that both the diodes $\mathrm{D}_{1}$ and $\mathrm{D}_{2}$ have a peak inverse voltage (PIV) of $2 \mathrm{~V}_{\mathrm{m}}$ each.

Fig (ii) shows another voltage doubler circuit known as full-wave voltage doubler.
2. In this circuit during, the positive half cycle of a.c. input voltage, diode $\mathrm{D}_{1}$ conducts charging capacitor $\mathrm{C}_{1}$ to a peak voltage $\mathrm{V}_{\mathrm{m}}$ with polarity as shown in the fig.

The diode $\mathrm{D}_{2}$ is cut-off at this time. During the negative half-cycle the diode $\mathrm{D}_{2}$ conducts (while $\mathrm{D}_{1}$ is at cut-off) charging capacitor $\mathrm{C}_{2}$ to $\mathrm{V}_{\mathrm{m}}$.
2. If there is no load connected across the output, then the output voltage is equal to $2 \mathrm{~V}_{\mathrm{m}}$.
However if the load is connected, then the voltage would be less then $2 \mathrm{~V}_{\mathrm{m}}$.
The peak inverse voltage (PIV) across each diode, in a full-wave voltage doubler, is equal to $2 \mathrm{~V}_{\mathrm{m}}$.
The full-wave voltage doubler has an advantage over a convential center-tapped full-wave rectifier that it does not require any center-tapped transformer.


* VOLTAGE TRIPPLER AND QUADRUPLER: -

2. Fig. shows the extension of a half-wave voltage doubler. This circuit develops an output voltage equal to 3 and 4 times the peak input voltage.
3. It is obvious from the pattern of the circuit connection as to how additional diodes and capacitors may be connected for the amount of voltage multiplication.


2 But it has been observed that if we increase the voltage multiplication beyond four, the regulation is very poor. It is because of this fact, that voltage multipliers are not used in low-voltage supplies.
The operation of the voltage Tripler and quadrupler circuit may be understood from the fact, that during the first positive half-cycle, the capacitor $\mathrm{C}_{1}$ charges through diode $\mathrm{D}_{1}$ to a peak voltage $\mathrm{V}_{\mathrm{m}}$.
During the negative half-cycle, capacitor $\mathrm{C}_{2}$ charges through diode $\mathrm{D}_{2}$ to twice the peak voltage $2 \mathrm{~V}_{\mathrm{m}}$ developed by the sum of the voltage across capacitor $\mathrm{C}_{1}$ and the input signal.
During the second positive half-cycle, the diode $\mathrm{D}_{3}$ conducts and the voltage across capacitor $\mathrm{C}_{2}$ charges the capacitor $\mathrm{C}_{3}$ to the same $2 \mathrm{~V}_{\mathrm{m}}$ peak voltage
During the negative half-cycle, diodes $\mathrm{D}_{2}$ and $\mathrm{D}_{4}$ conduct allowing capacitor $\mathrm{C}_{3}$ to charge capacitor $\mathrm{C}_{4}$ to the same $2 \mathrm{~V}_{\mathrm{m}}$ peak voltage.
It is evident from fig. that the voltage across capacitor $C_{2}$ is $2 V_{m}$, across $C_{1}$ and $C_{3}$ is $3 V_{m}$ and across $C_{2}$ and $\mathrm{C}_{4}$ is $4 \mathrm{~V}_{\mathrm{m}}$.
. It means that the voltage quadrupler circuit can provide three different voltages i.e. $2 \mathrm{~V}_{\mathrm{m}}, 3 \mathrm{~V}_{\mathrm{m}}, 4 \mathrm{~V}_{\mathrm{m}}$.
It will be interesting to know that if we use additional section of diode and capacitor with the voltage quadrupler circuit, then each capacitor will be charged to $2 \mathrm{~V}_{\mathrm{m}}$.
2. The peak inverse voltage for each diode in the circuit is equal to $2 \mathrm{~V}_{\mathrm{m}}$.

* MULTIVIBRATORS: -

2n electronic circuit that generates square waves (or other non-sinusoidal such as rectangular, saw-tooth waves) is known as a multivibrator.
2 multivibrator is a switching circuit which depends for operation on positive feedback. It is basically a two-stage amplifier with output of one feedback to the input of the other as shown in Fig (i).

2. The name multivibrator is derived from the fact that a square wave actually consists of a large number of (Fourier series analysis) sinusoidal of different frequencies.
The circuit operates in two states (viz ON and OFF) controlled by circuit conditions. Each amplifier stage supplies feedback to the other in such a manner that will drive the transistor of one stage to saturation (ON state) and the other to cut off (OFF state).
After a certain time controlled by circuit conditions, the action is reversed i.e. saturated stage is driven to cut off and the cut off stage is driven to saturation. The output can be taken across either stage and may be rectangular or square wave depending upon the circuit conditions.
Fig (ii) shows the block diagram of a multivibrator. It is a two-stage amplifier with $100 \%$ positive feedback. Suppose output is taken across the transistor $\mathrm{Q}_{2}$. At any particular instant, one transistor is ON and conducts $I_{C}$ (sat) while the other is OFF. Suppose $Q_{2}$ is $O N$ and $Q_{1}$ is OFF.
The collector current in $\mathrm{Q}_{2}$ will be $\mathrm{I}_{\mathrm{C}}$ (sat) as shown in Fig (ii). This condition will prevail for a time (bc in this case) determined by circuit conditions.
2. After this time, transistor $\mathrm{Q}_{2}$ is cut off and $\mathrm{Q}_{1}$ is turned ON . The collector current in $\mathrm{Q}_{2}$ is now $\mathrm{I}_{\text {CEO }}$ as shown. The circuit will stay in this condition for a time de. Again $\mathrm{Q}_{2}$ is turned ON and $\mathrm{Q}_{1}$ is driven to cut off. In this way, the output will be a square wave.

* TYPES OF MULTIVIBRATORS: -

A multivibrator is basically a two-stage amplifier with output of one feedback to the input of the other.
2t any particular instant, one transistor is ON and the other is OFF. After a certain time depending upon the circuit components, the stages reverse their conditions.
The conducting stage suddenly cuts off and the nonconducting stage suddenly starts to conduct.

First State
2. The two possible states of a multivibrator are :

Depending upon the manner in which the two stages

| ON | OFF |
| :---: | :---: |
| $Q_{1}$ | $Q_{2}$ |
| $Q_{2}$ | $Q_{1}$ | interchange their states, the multivibrators are classified as :-

$\checkmark$ Astable or free running multivibrator
$\checkmark$ Monostable or one-shot multivibrator
$\checkmark$ Bi-stable or flip-flop multivibrator
Fig. shows the input/output relations for the three types of multivibrators.
(i) The astable or free running multivibrator alternates automatically between the two states and remains in each for a time dependent upon the circuit constants.
Thus it is just an oscillator since it requires no external pulse for its operation.


Of course, it does require a source of d.c. power. Because it continuously produces the square-wave output, it is often referred to as a free running multivibrator.
2. (ii) The monostable or one-shot multivibrator has one state stable and one quasi-stable (i.e. half-stable) state. The application of input pulse triggers the circuit into its quasi-stable state, in which it remains for a period determined by circuit constants.
2fter this period of time, the circuit returns to its initial stable state, the process is repeated upon the application of each trigger pulse.
2. Since the monostable multivibrator produces a single output pulse for each input trigger pulse, it is generally called one-shot multivibrator.
(iii) The bistable multivibrator has both the two states stable. It requires the application of an external triggering pulse to change the operation from either one state to the other.
2. Thus one pulse is used to generate half-cycle of square wave and another pulse to generate the next halfcycle of square wave. It is also known as a flip-flop multivibrator because of the two possible states it can assume.

* TRANSISTOR ASTABLE MULTIVIBRATOR

A multivibrator which generates square waves of its own (i.e. without any external triggering pulse) is known as an astable or free running multivibrator.
The astable multivibrator has no stable state. It switches back and forth from one state to the other, remaining in each state for a time determined by circuit constants.
In other words, at first one transistor conducts (i.e. ON state) and the other stays in the OFF state for some time.
2 After this period of time, the second transistor is automatically turned ON and the first transistor is turned OFF.
Thus the multivibrator will generate a square wave output of its own.


The width of the square wave and its frequency will depend upon the circuit constants.

* CIRCUIT DETAILS: - Fig. shows the circuit of a typical transistor astable multivibrator using two identical transistors $\mathrm{Q}_{1}$ and $\mathrm{Q}_{2}$.

2. The circuit essentially consists of two symmetrical CE amplifier stages, each providing a feedback to the other. Thus collector loads of the two stages are equal i.e. $\mathrm{R}_{1}=\mathrm{R}_{4}$ and the biasing resistors are also equal i.e. $R_{2}=R_{3}$.

The output of transistor $Q_{1}$ is coupled to the input of $Q_{2}$ through $C_{1}$ while the output of $Q_{2}$ is fed to the input of $\mathrm{Q}_{1}$ through $\mathrm{C}_{2}$. The square wave output can be taken from $\mathrm{Q}_{1}$ or $\mathrm{Q}_{2}$.

* CIRCUIT OPERATION: - When $\mathrm{V}_{\mathrm{CC}}$ is applied, collector currents start flowing in $\mathrm{Q}_{1}$ and $\mathrm{Q}_{2}$. In addition, the coupling capacitors $\mathrm{C}_{1}$ and $\mathrm{C}_{2}$ also start charging up.
2s the characteristics of no two transistors (i.e. $\beta, \mathrm{V}_{\mathrm{BE}}$ ) are exactly alike, therefore, one transistor, say $\mathrm{Q}_{1}$, will conduct more rapidly than the other.

2. The rising collector current in $\mathrm{Q}_{1}$ drives its collector more and more positive. The increasing positive output at point A is applied to the base of transistor $\mathrm{Q}_{2}$ through $\mathrm{C}_{1}$.
2 This establishes a reverse bias on $\mathrm{Q}_{2}$ and its collector current starts decreasing. As the collector of $\mathrm{Q}_{2}$ is connected to the base of $\mathrm{Q}_{1}$ through $\mathrm{C}_{2}$, therefore, base of $\mathrm{Q}_{1}$ becomes more negative i.e. $\mathrm{Q}_{1}$ is more forward biased.

3. This further increases the collector current in $\mathrm{Q}_{1}$ and causes a further decrease of collector current in $\mathrm{Q}_{2}$. This series of actions is repeated until the circuit drives $\mathrm{Q}_{1}$ to saturation and $\mathrm{Q}_{2}$ to cut off.

These actions occur very rapidly and may be considered practically instantaneous. The output of $\mathrm{Q}_{1}$ (ON state) is approximately zero and that of $\mathrm{Q}_{2}$ (OFF state) is approximately $\mathrm{V}_{\mathrm{CC}}$.
This is shown by ab in above Fig. When $\mathrm{Q}_{1}$ is at saturation and $\mathrm{Q}_{2}$ is cut off, the full voltage $\mathrm{V}_{\mathrm{CC}}$ appears across $\mathrm{R}_{1}$ and voltage across $\mathrm{R}_{4}$ will be zero.
The charges developed across $\mathrm{C}_{1}$ and $\mathrm{C}_{2}$ are sufficient to maintain the saturation and cut off conditions at $\mathrm{Q}_{1}$ and $\mathrm{Q}_{2}$ respectively. This condition is represented by time interval bc in Fig.
However, the capacitors will not retain the charges indefinitely but will discharge through their respective circuits. The discharge path for $\mathrm{C}_{1}$, with plate L negative and $\mathrm{Q}_{1}$ conducting, is $\mathrm{LAQ}_{1} \mathrm{~V}_{\mathrm{CC}} \mathrm{R}_{2} \mathrm{M}$ as shown in Fig. (i).
The discharge path for $\mathrm{C}_{2}$, with plate K negative and $\mathrm{Q}_{2}$ cut off, is $\mathrm{KBR}_{4} \mathrm{R}_{3} \mathrm{~J}$ as shown in Fig (ii). As the resistance of the discharge path for $\mathrm{C}_{1}$ is lower than that of $\mathrm{C}_{2}$, therefore, $\mathrm{C}_{1}$ will discharge more rapidly.
As $\mathrm{C}_{1}$ discharges, the base bias at $\mathrm{Q}_{2}$ becomes less positive and at a time determined by $\mathrm{R}_{2}$ and $\mathrm{C}_{1}$, forward bias is re-established at $\mathrm{Q}_{2}$. This causes the collector current to start in $\mathrm{Q}_{2}$.
The increasing positive potential at collector of $\mathrm{Q}_{2}$ is applied to the base of $\mathrm{Q}_{1}$ through the capacitor $\mathrm{C}_{2}$. Hence the base of $\mathrm{Q}_{1}$ will become more positive i.e. $\mathrm{Q}_{1}$ is reverse biased.
2. The decrease in collector current in $\mathrm{Q}_{1}$ sends a negative voltage to the base of $\mathrm{Q}_{2}$ through $\mathrm{C}_{1}$, thereby causing further increase in the collector current of $\mathrm{Q}_{2}$.
With this set of actions taking place, $\mathrm{Q}_{2}$ is quickly driven to saturation and $\mathrm{Q}_{1}$ to cut off. This condition is represented by cd in Fig. The period of time during which $\mathrm{Q}_{2}$ remains at saturation and $\mathrm{Q}_{1}$ at cut off is determined by $\mathrm{C}_{2}$ and $\mathrm{R}_{3}$.

* TRANSISTOR MONOSTABLE MULTIVIBRATOR

A multivibrator in which one transistor is always conducting (i.e. in the ON

(i)

(ii) state) and the other is non-conducting (i.e. in the OFF state) is called a monostable multivibrator
2 monostable multivibrator has only one state stable. In other words, if one transistor is conducting and the other is non-conducting, the circuit will remain in this position.
It is only with the application of external pulse that the circuit will interchange the states.
However, after a certain time, the circuit will automatically switch back to the original stable state and remains there until another pulse is applied.
2 Thus a monostable multivibrator cannot generate square waves of its own like an astable multivibrator. Only external pulse will cause it to generate the square wave.

* CIRCUIT DETAILS: -

Fig. shows the circuit of a transistor monostable
 multivibrator. It consists of two similar transistors $\mathrm{Q}_{1}$ and $\mathrm{Q}_{2}$ with equal collector loads i.e. $\mathrm{R}_{1}=\mathrm{R}_{4}$.
The values of $V_{B B}$ and $R_{5}$ are such as to reverse bias $Q_{1}$ and keep it at cut off. The collector supply $V_{C C}$ and $\mathrm{R}_{2}$ forward bias $\mathrm{Q}_{2}$ and keep it at saturation.
The input pulse is given through $\mathrm{C}_{2}$ to obtain the square wave. Again output can be taken from $\mathrm{Q}_{1}$ or $\mathrm{Q}_{2}$.

* CIRCUIT OPERATION: -

With the circuit arrangement shown, $\mathrm{Q}_{1}$ is at cut off and $\mathrm{Q}_{2}$ is at saturation. This is the stable state for the circuit and it will continue to stay in this state until a triggering pulse is applied at $\mathrm{C}_{2}$.
When a negative pulse of short duration and sufficient magnitude is applied to the base of $\mathrm{Q}_{1}$ through $\mathrm{C}_{2}$, the transistor $\mathrm{Q}_{1}$ starts conducting and positive potential is established at its collector.
2. The positive potential at the collector of $\mathrm{Q}_{1}$ is coupled to the base of $\mathrm{Q}_{2}$ through capacitor $\mathrm{C}_{1}$. This decreases the forward bias on $\mathrm{Q}_{2}$ and its collector current decreases.
2. The increasing negative potential on the collector of $\mathrm{Q}_{2}$ is applied to the base of $\mathrm{Q}_{1}$ through $\mathrm{R}_{3}$. This further increases the forward bias on $\mathrm{Q}_{1}$ and hence its collector current.
With this set of actions taking place, $\mathrm{Q}_{1}$ is quickly driven to saturation and $\mathrm{Q}_{2}$ to cut off. With $\mathrm{Q}_{1}$ at saturation and $\mathrm{Q}_{2}$ at cut off, the circuit will come back to the original stage (i.e. $\mathrm{Q}_{2}$ at saturation and $\mathrm{Q}_{1}$ at cut off) after some time as explained in the following discussion.
2. The capacitor $\mathrm{C}_{1}$ (charged to approximately $\mathrm{V}_{\mathrm{CC}}$ ) discharges through the path $\mathrm{R}_{2} \mathrm{~V}_{C C} \mathrm{Q}_{1}$. As $\mathrm{C}_{1}$ discharges, it sends a voltage to the base of $\mathrm{Q}_{2}$ to make it less positive.
This goes on until a point is reached when forward bias is re-established on $Q_{2}$ and collector current starts to flow in $\mathrm{Q}_{2}$.
The step by step events already explained occur and $\mathrm{Q}_{2}$ is quickly driven to saturation and $\mathrm{Q}_{1}$ to cut off.
This is the stable state for the circuit and it remains in this condition until another pulse causes the circuit to switch over the states.

* TRANSISTOR BISTABLE MULTIVIBRATOR: -


2 A multivibrator which has both the states stable is called a Bistable Multivibrator.
2. The bistable multivibrator has both the states stable. It will remain in whichever state it happens to be until a trigger pulse causes it to switch to the other state.
For instance, suppose at any particular instant, transistor $\mathrm{Q}_{1}$ is conducting and transistor $\mathrm{Q}_{2}$ is at cut off. If left to itself, the bistable multivibrator will stay in this position forever.
2. However, if an external pulse is applied to the circuit in such a way that $\mathrm{Q}_{1}$ is cut off and $\mathrm{Q}_{2}$ is turned on, the circuit will stay in the new position.
2. Another trigger pulse is then required to switch the circuit back to its original state.

## * CIRCUIT DETAILS: -

2 Circuit details. Fig. shows the circuit of a typical transistor bistable multivibrator.
2. It consists of two identical CE amplifier stages with output of one fed to the input of the other.

The feedback is coupled through resistors $\left(\mathrm{R}_{2}, \mathrm{R}_{3}\right)$ shunted by capacitors $\mathrm{C}_{1}$ and $\mathrm{C}_{2}$.
2. The main purpose of capacitors $\mathrm{C}_{1}$ and $\mathrm{C}_{2}$ is to improve the switching characteristics of the circuit by passing the high frequency components of the square wave.
2. This allows fast rise and fall times and hence distortion less square wave output. The output can be taken across either transistor.

## * OPERATION: -

When $\mathrm{V}_{\mathrm{CC}}$ is applied, one transistor will start conducting slightly ahead of the other due to some differences in the characteristics of the transistors.
2. This will drive one transistor to saturation and the other to cut off in a manner described for the astable multivibrator.
Assume that $\mathrm{Q}_{1}$ is turned ON and $\mathrm{Q}_{2}$ is cut OFF. If left to itself, the circuit will stay in this condition. In order to switch the multivibrator to its other state, a trigger pulse must be applied.
A negative pulse applied to the base of $\mathrm{Q}_{1}$ through $\mathrm{C}_{3}$ will cut it off or a positive pulse applied to the base of $\mathrm{Q}_{2}$ through $\mathrm{C}_{4}$ will cause it to conduct.
2. Suppose a negative pulse of sufficient magnitude is applied to the base of $\mathrm{Q}_{1}$ through $\mathrm{C}_{3}$.
2. This will reduce the forward bias on $\mathrm{Q}_{1}$ and cause a decrease in its collector current and an increase in collector voltage.
The rising collector voltage is coupled to base of $\mathrm{Q}_{2}$ where it forward biases base-emitter junction of $\mathrm{Q}_{2}$.
This will cause an increase in its collector current and decrease in collector voltage.
The decreasing collector voltage is applied to the base of $\mathrm{Q}_{1}$ where it further reverse biases the baseemitter junction of $\mathrm{Q}_{1}$ to decrease its collector current.
With this set of actions taking place, $\mathrm{Q}_{2}$ is quickly driven to saturation and $\mathrm{Q}_{1}$ to cut off.
The circuit will now remain stable in this state until a negative trigger pulse at $\mathrm{Q}_{2}$ (or a positive trigger pulse at $\mathrm{Q}_{1}$ ) changes this state.

## * DIFFERENTIATING CIRCUIT:

A circuit in which output voltage is directly proportional to the derivative of the input is known as a Differentiating Circuit.

```
i. e. Output \(\propto \mathbf{d} / \mathbf{d t}\) (Input)
```

2 A differentiating circuit is a simple RC series circuit with output taken across the resistor R .
The circuit is suitably designed so that output is proportional to the derivative of the input.
Thus if a d.c. or constant input is applied to such a circuit, the output will be zero. It is because the derivative of a constant is zero.
Fig shows a typical differentiating circuit. The output across R will be the derivative of the input.
It is important to note that merely using voltage across R does not make the circuit a differentiator; it is also necessary to set the proper circuit values.
In order to achieve good differentiation, the following two conditions should be satisfied :


* The time constant $R C$ of the circuit should be much smaller than the time period of the input wave.
\& The value of $\mathrm{X}_{\mathrm{C}}$ should be 10 or more times larger than Rat the operating frequency.

2. Fulfilled these conditions, the output across R in Fig. will be the derivative of the input.

Let $e_{i}$ be the input alternating voltage and let $i$ be the resulting alternating current.
The charge q on the capacitor at any instant is $\mathbf{q}=\mathbf{C} \mathbf{e}_{\mathbf{c}}$

$$
\text { Now } \quad \begin{aligned}
i & =\frac{d q}{d t}=\frac{d}{d t} q=\frac{d}{d t}\left(\mathrm{Ce}_{\mathrm{c}}\right) \\
\mathrm{i} & =C \cdot \frac{d}{d t} e_{c}
\end{aligned}
$$

2 Since the capacitive reactance is very much larger than $R$, the input voltage can be considered equal to the capacitor voltage with negligible error i.e. $\mathbf{e}_{\mathbf{c}}=\mathbf{e}_{\mathbf{i}}$

$$
\begin{aligned}
& \therefore \quad i=C \cdot \frac{d}{d t} e_{i} \\
& \text { Output voltage, } \quad e_{o}=i R=R C \cdot \frac{d}{d t} e_{i} \quad \rightarrow \quad e_{o} \propto \frac{d}{d t}\left(e_{i}\right)
\end{aligned}
$$

## $\rightarrow$ Output Voltage $\propto d / d t$ (Input Voltage)

## * OUTPUT WAVEFORMS: -

2. The output waveform from a differentiating circuit depends upon the time constant and shape of the input wave. Three important cases will be considered.
(i) When input is a square wave: - In this case, output will consist of sharp narrow pulses as shown in Fig. During the OC part of input wave, its amplitude changes abruptly and hence the differentiated wave will be a sharp narrow pulse as shown in Fig.


However, during the constant part CB of the input, the output will be zero because derivative of a constant is zero. Let us look at the physical explanation of this behavior of the circuit.
Since time constant RC of the circuit is very small w.r.t. time period of input wave and $\mathrm{X}_{\mathrm{C}} \gg \mathrm{R}$, the capacitor will become fully charged during the early part of each half-cycle of the input wave.
During the remainder part of the half-cycle, the output of the circuit will be zero because the capacitor voltage $\left(e_{c}\right)$ neutralizes the input voltage and there can be no current flow through $R$.
Thus we shall get sharp pulse at the output during the start of each half-cycle of input wave while for the remainder part of the half-cycle of input wave, the output will be zero.
2. In this way, a symmetrical output wave with sharp positive and negative peaks is produced. Such pulses are used in many ways in electronic circuits e.g. in television transmitters and receivers, in multivibrators to initiate action etc.
(ii) When input is a triangular wave:- When the input fed to a differentiating circuit is a triangular wave, the output will be a rectangular wave as shown in Fig.
During the period OA of the input wave, its amplitude changes at a constant rate and, therefore, the differentiated wave has a constant value for each constant rate of change.
During the period AB of the input wave, the change is less abrupt so that the output will be a very narrow pulse of rectangular form.
Thus when a triangular wave is fed to a differentiating circuit, the output consists of a succession of rectangular waves of equal or unequal duration depending upon the shape of the input wave.

(iii) When input is a sine wave. A sine wave input becomes a cosine wave and a cosine wave input becomes an inverted sine wave at the output.

* APPLICATIONS OF DIFFERENTIATING CIRCUIT : -
* To generate a series of narrow pulses from rectangular or square waves.
* To generate a step from a ramp input.
* To generate a square wave from triangular wave inputs.
* INTEGRATING CIRCUIT: -

A circuit in which output voltage is directly proportional to the integral of the input is known as an Integrating Circuit.

## i. e. Output $\int$ (Input)

2. An integrating circuit is a simple RC series circuit with output taken across the capacitor C as shown in Fig. It may be seen that R and C of the differentiating circuit have changed places.
3. In order that the circuit renders good integration, the following conditions should be fulfilled :
\& The time constant RC of the circuit should be very large as compared to the time period of input wave.

* The value of R should be 10 or more times larger than $\mathrm{X}_{\mathrm{C}}$.

Let $\mathrm{e}_{\mathrm{i}}$ be the input alternating voltage and let i be the resulting alternating current.
. Since $R$ is very large as compared to capacitive reactance $X_{C}$ of the capacitor, it is reasonable to assume that voltage across $R$ (i.e. $e_{R}$ ) is equal to the input voltage i.e.

$$
\mathbf{e}_{\mathbf{i}}=\mathbf{e}_{\mathbf{R}} \quad, \quad \text { Also } \mathrm{i}=\frac{\mathrm{e}_{\mathrm{R}}}{R}=\frac{\mathrm{e}_{\mathrm{i}}}{R}
$$

The charge q on the capacitor at any instant is

$$
\mathbf{q}=\int \mathbf{i} \mathbf{d t}=\int \frac{\mathrm{e}_{\mathbf{i}}}{R} \mathrm{dt}
$$

(2utput voltage, $\mathrm{e}_{\mathrm{o}}=\frac{\mathrm{q}}{C}=\frac{\int \frac{\mathrm{e}_{\mathrm{i}}}{R} \mathrm{dt}}{C}$

$$
\begin{aligned}
& =\frac{1}{R C} \int \mathrm{e}_{\mathrm{i}} \mathrm{dt} \\
& =\text { constant } \mathbf{x} \int \mathrm{e}_{\mathrm{i}} \mathrm{dt}
\end{aligned}
$$

$\rightarrow \quad \mathrm{e}_{\mathrm{o}} \propto \int \mathrm{e}_{\mathrm{i}} \mathrm{dt}$

## $\therefore$ Output voltage $\propto \int$ Input

## * OUTPUT WAVEFORMS: -



The output waveform from an integrating circuit depends upon time constant and shape of the input wave. Two important cases will be discussed:
(i) When input is a square wave: - When the input fed to an integrating circuit is a square wave, the output will be a triangular wave as shown in Fig. (i).
As integration means summation, therefore, output from an integrating circuit will be the sum of all the input waves at any instant.
This sum is zero at A and goes on increasing till it becomes maximum at C . After this, the summation goes on decreasing to the onset of negative movement CD of the input.
(ii) When input is rectangular wave: - When the input fed to an integrating circuit is a rectangular wave, the output will be a triangular wave as shown in Fig. (ii).

(i)

(ii)

## * APPLICATIONS OF INTEGRATING CIRCUIT : -

* To perform mathematical integration in analog computers.
\& To generate a triangular wave from a square waves.
* To generate a saw tooth wave from a rectangular wave.

Differentiator is an RC circuit with an input applied to the Capacitor and output taken across Resistor. Integrator is an RC circuit with an input applied to the Resistor and output taken across Capacitor.

* Time Constant is the product of R \& C.

